

# 128K x 32 Synchronous-Pipelined RAM

#### **Features**

- Fast access times: 5, 6, and 7 ns
- Fast clock speed: 100, 83, and 66 MHz
- Provides high performance 3-1-1-1 access rate
- Fast OE access times: 5, 6, and 7 ns
- Optimal for performance (two-cycle chip deselect, depth expansion without wait state)
- Single +3.3V -5% and +10%power supply
- Supports +2.5V I/O
- 5V tolerant inputs except I/Os
- Clamp diodes to V<sub>SSQ</sub> at all outputs
- · Common data inputs and outputs
- Byte Write Enable and Global Write control
- Three chip enables for depth expansion and address pipeline
- · Address, control, input, and output pipeline registers
- Internally self-timed Write Cycle
- Burst control pins (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- · High-density, high-speed packages
- Low-capacitive bus loading
- High 30-pF output drive capability at rated access time

#### **Functional Description**

The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

The CY7C1340A/GVT71128C32 SRAM integrates  $131,072 \times 32$  SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all <u>addresses</u>, all data inputs, address-pipelining chip enable ( $\overline{\text{CE}}$ ), depth-expansion Chip Enables ( $\overline{\text{CE2}}$  and  $\overline{\text{CE2}}$ ), Burst Control Inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW1}}$ ,  $\overline{\text{BW2}}$ ,  $\overline{\text{BW3}}$ ,  $\overline{\text{BW4}}$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ).

Asynchronous inputs include the Output Enable  $(\overline{OE})$  and Burst Mode Control (MODE). The data outputs (Q), enabled by  $\overline{OE}$ , are also asynchronous.

Addresses and chip enables <u>are</u> registered with either Address <u>Status</u> Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can <u>be internally</u> generated as controlled by the Burst Advance Pin (ADV).


Address, data inputs, and Write controls are registered on-chip to initiate self-timed Write cycle. Write cycles can be one to four bytes wide as controlled by the Write control inputs. Individual byte Write allows individual byte to be written. BW1 controls DQ1–DQ8. BW2 controls DQ9–DQ16. BW3 controls DQ17–DQ24. BW4 controls DQ25–DQ32. BW1, BW2, BW3, and BW4 can be active only with BWE being LOW. GW being LOW causes all bytes to be written. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance.

The CY7C1340A/GVT71128C32 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium®, 680 × 0, and PowerPCTM systems and for systems that benefit from a wide synchronous data bus.

#### **Selection Guide**

	7C1340A-100 71128C36-5	7C1340A-83 71128C36-6	7C1340A-66 71128C36-7	Unit
Maximum Access Time	5	6	7	ns
Maximum Operating Current	225	185	120	mA
Maximum CMOS Standby Current	2	2	2	mA






#### Note:

 The functional block diagram illustrates simplified device operation. See Truth Table, pin descriptions, and timing diagrams for detailed information.



### **Pin Configuration**

## 100-pin TQFP Top View





# **Pin Descriptions**

Name	Туре	Description
A0-A16	Input- Synchronous	Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle.
BW1, BW2, BW3, BW4	Input- Synchronous	<b>Byte Write</b> : A byte Write is LOW for a Write cycle and HIGH for a Read cycle. BW1 controls DQ1–DQ8. BW2 controls DQ9–DQ16. BW3 controls DQ17–DQ24. BW4 controls DQ25–DQ32. Data I/O are high-impedance if either of these inputs are LOW, conditioned by BWE being LOW.
BWE	Input- Synchronous	<b>Write Enable</b> : This active LOW input gates byte Write operations and must meet the set-up and hold times around the rising edge of CLK.
GW	Input- Synchronous	Global Write: This active LOW input allows a full 32-bit Write to occur independent of the BWE and BWn lines and must meet the set-up and hold times around the rising edge of CLK.
CLK	Input- Synchronous	<b>Clock</b> : This signal registers the addresses, data, chip enables, Write control and burst control inputs on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge.
CE	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device and to gate ADSP.
CE2	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device.
CE2	Input- Synchronous	Chip Enable: This active HIGH input is used to enable the device.
OE	Input	Output Enable: This active LOW asynchronous input enables the data output drivers.
ADV	Input- Synchronous	<b>Address Advance</b> : This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance).
ADSP	Input- Synchronous	Address Status Processor: This active LOW input, along with $\overline{\text{CE}}$ being LOW, causes a new external address to be registered and a Read cycle is initiated using the new address.
ADSC	Input- Synchronous	Address Status Controller: This active LOW input causes device to be de-selected or selected along with new external address to be registered. A Read or Write cycle is initiated depending upon Write control inputs.
MODE	Input- Static	<b>Mode</b> : This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst.
ZZ	Input- Asynchronous	<b>Snooze</b> : This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect).
DQ1- DQ32	Input/ Output	<b>Data Inputs/Outputs</b> : First Byte is DQ1–DQ8. Second Byte is DQ9–DQ16. Third Byte is DQ17–DQ24. Fourth Byte is DQ25–DQ32. Input data must meet set-up and hold times around the rising edge of CLK.
V <sub>CC</sub>	Supply	<b>Power Supply</b> : $+3.3V-5\%$ to $+10\%$ . Pin 14 does not have to be connected directly to $V_{CC}$ as long as it is greater than $V_{IH}$ .
V <sub>SS</sub>	Ground	Ground: GND
V <sub>CCQ</sub>	I/O Supply	Output Buffer Supply: +3.3V –5% to +10%. For 2.5V I/O: 2.375V to V <sub>CC</sub> .
$V_{SSQ}$	I/O Ground	Output Buffer Ground: GND
NC		No Connect: These signals are not internally connected.

# Burst Address Table (MODE = $NC/V_{CC}$ )

First Address (external)	dress Address Address		Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA00	AA11	AA10
AA10	AA11	AA00	AA01
AA11	AA10	AA01	AA00

# **Burst Address Table (MODE = GND)**

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA10	AA11	AA00
AA10	AA11	AA00	AA01
AA11	AA00	AA01	AA10



### **Truth Table**<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	CE2	CE2	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Χ	Х	L	Х	Х	Х	L–H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	L	Х	Х	Х	Х	L–H	High-Z
Deselected Cycle, Power Down	None	L	Н	Х	L	Х	Х	Х	Х	L–H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	Н	L	Х	Х	Х	L–H	High-Z
Deselected Cycle, Power Down	None	L	Н	Χ	Н	L	Х	Х	Х	L–H	High-Z
Read Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	L	Η	L	Х	Х	Х	Н	L–H	High-Z
Write Cycle, Begin Burst	External	L	L	Η	Н	L	Х	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	L	Η	Н	L	Х	Н	Н	L–H	High-Z
Read Cycle, Continue Burst	Next	Х	Х	Χ	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	L–H	High-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Χ	Х	Н	L	Н	Н	L–H	High-Z
Write Cycle, Continue Burst	Next	Х	Х	Χ	Н	Н	L	L	Х	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Χ	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Χ	Н	Н	Н	Н	Н	L–H	High-Z
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	Х	Н	Н	Н	Н	L–H	High-Z
Write Cycle, Suspend Burst	Current	Х	Х	Χ	Н	Н	Н	L	Х	L–H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Χ	Х	Н	Н	L	Х	L–H	D

#### Partial Truth Table for Read/Write

FUNCTION	GW	BWE	BW1	BW2	BW3	BW4
Read	Н	Н	Х	Х	X	Х
Read	Н	L	Н	Н	Н	Н
Write one byte	Н	L	L	Н	Н	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

- X means "Don't Care." H means logic HIGH. L means logic LOW. Write = L means [BWE + BW1\*BW2\*BW3\*BW4]\*GW equals LOW. Write = H means [BWE + BW1\*BW2\*BW3\*BW4]\*GW equals HIGH.

  BW1 enables Write to DQ1-DQ8. BW2 enables Write to DQ9-DQ16. BW3 enables Write to DQ17-DQ24. BW4 enables Write to DQ25-DQ32.

  All inputs except OE must meet set-up and hold times around the rising edge (LOW-HIGH) of CLK.

  Suspending burst generates Wait cycle.

  For a Write operation following a Read operation, OE must be HIGH before the input data required set-up time plus High-Z time for OE and staying HIGH throughout the input data hold time.

  This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

  ADSP LOW along with chip being selected always initiates a Read cycle at the L-H edge of CLK. A Write cycle can be performed by setting Write LOW for the CLK L-H edge of the subsequent wait cycle. Refer to Write timing diagram for clarification.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Voltage on $V_{CC}$ Supply Relative to $V_{SS}$ 0.5V to +4.6V
$V_{\text{IN}}$ 0.5V to $V_{\text{CC}}$ +0.5V
Storage Temperature (plastic)55°C to +150°C
Junction Temperature+150°C

Power Dissipation	1.0W
Short Circuit Output Current	50mA

## **Operating Range**

Range	Ambient Temperature <sup>[9]</sup>	V <sub>DD</sub> <sup>[10,11]</sup>
Commercial	0°C to +70°C	3.3V -5% / +10%
Industrial	-40°C to +85°C	

### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{IHD}$	Input HIGH (Logic 1) Voltage <sup>[12, 13]</sup>	Data Inputs (DQxx)	2.0	V <sub>CCQ</sub> + 0.3	V
V <sub>IH</sub>	]	All Other Inputs	2.0	4.6	V
V <sub>II</sub>	Input LOW (Logic 0) Voltage <sup>[12, 13]</sup>		-0.3	0.8	V
ILI	Input Leakage Current <sup>[14]</sup>	$0V \le V_{IN} \le V_{CC}$	-2	2	μΑ
ILO	Output Leakage Current	Output(s) disabled, $0V \le V_{OUT} \le V_{CC}$	-2	2	μΑ
V <sub>OH</sub>	Output HIGH Voltage <sup>[12, 15]</sup>	$I_{OH} = -4.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage <sup>[12, 15]</sup>	I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>CC</sub>	Supply Voltage <sup>[12]</sup>		3.1	3.6	V
V <sub>CCQ</sub>	I/O Supply Voltage (3.3V I/O) <sup>[12]</sup>		3.1	3.6	V
V <sub>CCQ</sub>	I/O Supply Voltage (2.5V I/O) <sup>[12]</sup>		2.375	V <sub>CC</sub>	

Parameter	Description	Conditions	Тур.	-5	-6	-7	Unit
Icc	Power Supply Current: Operating <sup>[16, 17, 18]</sup>	Device selected; all inputs $\leq V_{IL} \text{ or } \geq V_{IH}$ ; cycle time $\geq t_{KC}$ min.; $V_{CC} = \text{Max.}$ ; outputs open	80	225	185	120	mA
I <sub>SB2</sub>	CMOS Standby <sup>[17, 18]</sup>	Device deselected; $V_{CC}$ = Max.; all inputs $\leq V_{SS}$ + 0.2 or $\geq V_{CC}$ - 0.2; all inputs static; CLK frequency = 0	0.2	2	2	2	mA
I <sub>SB3</sub>	TTL Standby <sup>[17, 18]</sup>	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$ ; all inputs static; $V_{CC} = Max.$ ; CLK frequency = 0	8	18	18	18	mA
I <sub>SB4</sub>	Clock Running <sup>[17, 18]</sup>	Device deselected; all inputs $\leq$ V <sub>IL</sub> or $\geq$ V <sub>IH</sub> ; V <sub>CC</sub> = Max.; CLK cycle time $\geq$ t <sub>KC</sub> min.	12	30	25	20	mA

# Capacitance<sup>[19]</sup>

Parameter	Description	Test Conditions	Тур.	Max.	Unit
C <sub>I</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	3	4	pF
C <sub>O</sub>	Input/Output Capacitance (DQ)	$V_{CC} = 3.3V$	6	7	pF

- 9.  $T_A$  is the case temperature
- Please refer to waveform (d).
   Power Supply ramp-up should be monotonic.
   All voltages referenced to V<sub>SS</sub> (GND).




## Capacitance Derating<sup>[20]</sup>

Parameter	Description	Тур.	Max.	Unit
Δ <sup>t</sup> KQ	Clock to Output Valid	0.016		ns / pF

#### **Thermal Resistance**

Description	Test Conditions	Symbol	TQFP Typ.	Unit
Thermal Resistance (Junction to Ambient)	,	$\Theta_{JA}$	20	°C/W
Thermal Resistance (Junction to Case)	four-layer PCB	$\Theta_{\sf JC}$	1	°C/W

### AC Test Loads and Waveforms—3.3V I/O[21]



### AC Test Loads and Waveforms—2.5V I/O



## Switching Characteristics Over the Operating Range<sup>[22]</sup>

		-5 100 MHz		-6 83 MHz		-7 66 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock			•					
t <sub>KC</sub>	Clock Cycle Time	10		12		15		ns
t <sub>KH</sub>	Clock HIGH Time	4		4		5		ns
t <sub>KL</sub>	Clock LOW Time	4		4		5		ns

- Capacitance derating applies to capacitance different from the load capacitance shown in AC Test Loads for 3.3V or 2.5V I/O.
   Overshoot: VIH(AC) < VDD + 1.5V for t <tTCYC/2; undershoot: VIL(AC) < 0.5V for t <tTCYC/2; power-up: VIH < 2.6V and VDD < 2.4V and VDDQ < 1.4V for t<200 ms.</li>
   Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.




## Switching Characteristics Over the Operating Range<sup>[22]</sup>

		-5 100 MHz		-6 83 MHz		-7 66 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Times	<b>3</b>	•		•		•	•	•
t <sub>KQ</sub>	Clock to Output Valid		5		6		7	ns
t <sub>KQX</sub>	Clock to Output Invalid	2		2		2		ns
t <sub>KQLZ</sub>	Clock to Output in Low-Z <sup>[23, 24]</sup>	3		3		3		ns
t <sub>KQHZ</sub>	Clock to Output in High-Z <sup>[23, 24]</sup>		5		5		6	ns
t <sub>OEQ</sub>	OE to Output Valid <sup>[25]</sup>		5		6		7	ns
t <sub>OELZ</sub>	OE to Output in Low-Z <sup>[23, 24]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	OE to Output in High-Z <sup>[23, 24]</sup>		4		5		6	ns
Set-up Times	•	•		•		•	•	•
t <sub>S</sub>	Address, Controls, and Data In <sup>[26]</sup>	2.5		2.5		2.5		ns
Hold Times	•	•	•	•	•	•	•	•
t <sub>H</sub>	Address, Controls, and Data In <sup>[26]</sup>	0.5		0.5		0.5		ns

## **Switching Waveforms**

## Read Timing<sup>[27]</sup>



- 23. Output loading is specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads.
   24. At any given temperature and voltage condition, t<sub>KOHZ</sub> is less than t<sub>KOLZ</sub> and t<sub>OEHZ</sub> is less than t<sub>OELZ</sub>.
- OE is a "Don't Care" when a byte Write enable is sampled LOW.


  This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for "don't care" as defined in the truth table.

  CE active in this timing diagram means that all chip enables CE, CE2, and CE2 are active. 25. 26. 27.



# Switching Waveforms (continued)


Write Timing<sup>[27]</sup>





# Switching Waveforms (continued)

Read/Write Timing<sup>[27]</sup>



# **Ordering Information**


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C1340A-100AC/ GVT71128C32T-5	A101	100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	Commercial
83	CY7C1340A-83AC/ GVT71128C32T-6	A101	100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	
66	CY7C1340AF-66AC/ GVT71128C32T-7	A101	100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	
66	CY7C1340AF-66AI/ GVT71128C32T-7I	A101	100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	Industrial
83	CY7C1340A-83AI/ GVT71128C32T-6I	A101	100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack	



## **Package Diagrams**

#### 100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



Pentium is a registered trademark of Intel Corporation. PowerPC is a trademark of IBM Corporation. All products and company names mentioned in this document are the trademarks of their respective holders.



Document Title: CY7C1340A/GVT71128C32 128K × 32 Synchronous-Pipelined RAM Document Number: 38-05153					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	109897	09/22/01	SZV	Change from Spec number: 38-01003 to 38-05153	
*A	111530	02/06/02	GLC	Add industrial temp to data sheet	
*B	123139	01/19/03	RBI	Add power up requirements to operating conditions information.	