UT54ACS163/UT54ACTS163

Radiation-Hardened 4-Bit Synchronous Counters

FEATURES

- Internal look-ahead for fast counting
- · Carry output for n-bit cascading
- Synchronous counting
- Synchronously programmable
- 1.2µ radiation-hardened CMOS
 - Latchup immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
 - 16-pin DIP
 - 16-lead flatpack

DESCRIPTION

The UT54ACS163 and the UT54ACTS163 are synchronous presettable 4-bit binary counters that feature internal carry lookahead logic for high-speed counting designs. Synchronous operation occurs by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


The counters are fully programmable (i.e., they may be preset to any number between 0 and 15). Presetting is synchronous; applying a low level at the load input disables the counter and causes the outputs to agree with the load data after the next clock pulse.

The clear function is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse. This synchronous clear allows the count length to be modified by decoding the Q outputs for the maximum count desired.


The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or \overline{LOAD}) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The devices are characterized over full military temperature range of -55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$.


PINOUTS



16-Lead Flatpack Top View



LOGIC SYMBOL



Note:

1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE


Operating Mode	CLR	CLK	ENP	ENT	LOAD	DATA A,B,C,D	Q_N	RCO
Reset (Clear)	l	1	X	X	X	X	L	L
Parallel Load	h ³ h ³	↑	X X	X X	l l	l h	L H	L 1
Count	h ³	1	h	h	h	X	Count	1
Inhibit	h ³ h ³	X X	l ² X	X l ²	h ³ h ³	X X	Q _N Q _N	1 L

H = High voltage level h = High voltage level one setup time prior to the low-to-high clock transition

L = Low voltage level l = Low voltage level one setup time prior to the low-to-high clock transition

- The RCO output is high when ENT is high and the counter is at terminal count HHHH.
 The high-to-low transition of ENP or ENT should only occur while CLK is high for conventional operations.
 The low-to-high transition of LOAD or CLR should only occur while CLK is high for conventional operations.

LOGIC DIAGRAM



RADIATION HARDNESS SPECIFICATIONS 1

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	0.3 to 7.0	V
$V_{\rm I/O}$	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	${}^{\circ}\! C$
T _J	Maximum junction temperature	+175	$^{\circ}\!\mathrm{C}$
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
I _I	DC input current	±10	mA
P_{D}	Maximum power dissipation	1	W

Note:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	4.5 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	$^{\circ}\! \mathbb{C}$

^{1.} Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS 7

 $(V_{DD} = 5.0V \pm 10\%; V_{SS} = 0V^6, -55^{\circ}C < T_C < +125^{\circ}C)$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{IL}	Low-level input voltage ¹ ACTS ACS			0.8 .3V _{DD}	V
V _{IH}	High-level input voltage ¹ ACTS ACS		.5V _{DD} .7V _{DD}		V
I_{IN}	Input leakage current ACTS/ACS	$V_{IN} = V_{DD}$ or V_{SS}	-1	1	μА
V _{OL}	Low-level output voltage ³ ACTS ACS	$I_{OL} = 8.0 \text{mA}$ $I_{OL} = 100 \mu \text{A}$		0.40 0.25	V
V _{OH}	High-level output voltage ³ ACTS ACS	$I_{OH} = -8.0 \text{mA}$ $I_{OH} = -100 \mu \text{A}$.7V _{DD} V _{DD} - 0.25		V
I_{OS}	Short-circuit output current ² , ⁴ ACTS/ACS	$V_{O} = V_{DD}$ and V_{SS}	-200	200	mA
I _{OL}	Output current ¹⁰ (Sink)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$	8		mA
I_{OH}	Output current ¹⁰ (Source)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD} - 0.4V$	-8		mA
P _{total}	Power dissipation ^{2, 8, 9}	$C_L = 50pF$		1.9	mW/MH
I _{DDQ}	Quiescent Supply Current	$V_{DD} = 5.5V$		10	μА
$\Delta I_{ m DDQ}$	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
C _{IN}	Input capacitance ⁵	<i>f</i> = 1MHz @ 0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz @ 0V		15	pF

UT54ACS163/UT54ACTS163

Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. All specifications valid for radiation dose ≤1E6 rads(Si).
- 8. Power does not include power contribution of any TTL output sink current.
- 9. Power dissipation specified per switching output.
- 10. This value is guaranteed based on characterization data, but not tested.

AC ELECTRICAL CHARACTERISTICS ²

 $(V_{DD} = 5.0V \pm 10\%; V_{SS} = 0V^{-1}, -55^{\circ}C < T_{C} < +125^{\circ}C)$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PHL}	CLK to Q _n	4	24	ns
t _{PLH}	CLK to Q _n	4	22	ns
t _{PHL}	CLK to RCO	4	22	ns
t _{PLH}	CLK to RCO	4	24	ns
t _{PHL}	ENT to RCO	1	13	ns
t _{PLH}	ENT to RCO	1	14	ns
f_{MAX}	Maximum clock frequency		77	MHz
t _{SU1}	A, B, C, D Setup time before CLK ↑	6		ns
$t_{ m SU2}$	LOAD, ENP, ENT, CLR low or high Setup time before CLK↑	6		ns
$t_{\rm H1}^{3}$	Data hold time after CLK ↑	1		ns
t _{H2}	All synchronous inputs hold time after CLK ↑	1		ns
$t_{ m W}$	Minimum pulse width CLR low CLK high CLK low	7		ns

Notes:

- 1. Maximum allowable relative shift equals 50mV.
- All specifications valid for radiation dose ≤ 1E6 rads(Si).
 Based on characterization, hold time (t_{H1}) of 0ns can be assumed if data setup time (t_{SU1}) is ≥10ns. This is guaranteed, but not tested.