

DESCRIPTION





The 8200/8201/8202/8203 MSI Buffer Registers are arrays of ten clocked "D" flip-flops especially suited for parallel-in parallel-out register applications. They are also suitable for general purpose applications as parallel-in serial-out, serial-in parallel-out registers.

The flip-flops are arranged as dual 5 arrays, (8200 & 8201) and single 10 arrays with reset, (8202 & 8203). The true output of each bit is made available to the user.

The 8200 and 8202 feature true "D" inputs. The logic state presented at these "D" inputs will appear at the Q outputs after a negative transition of the clock.

The 8201 and 8203 feature complementing "D" inputs ("D̄"). The logic state presented at these "D̄" inputs will invert and appear at the Q outputs after a negative going transition of the clock. This complementing input feature ("D̄") permits the use of standard AND-OR-INVERT gates to achieve the AND-OR function without additional gate delays.

PIN CONFIGURATION



1601





TRUTH TABLE

	D _n	D̄ _n	RESET	Q _{n+1}
8200	1	—	—	1
	0	—	—	0
8201	—	1	—	0
	—	0	—	1
8202	1	—	1	1
	0	—	1	0
8203	0	—	1	1
	1	—	1	0



SWITCHING CHARACTERISTICS T_A=25°C, V_{CC}=5V

PARAMETER	FROM INPUT	TO OUTPUT	LIMITS			UNIT
			MIN	TYP	MAX	
Propagation delay time						
t _{on} turn-on time	Clock	Q		30	45	ns
	Reset	Q		30	45	
t _{off} turn-off time	Clock	Q		25	40	
t _{setup} setup time				6	15	ns
t _{hold} hold time ²				0	5	ns
t _w input pulse width min, clock				12	17	ns
Transfer rate			15	35		MHz


LOGIC DIAGRAMS



AC TEST FIGURES AND WAVEFORMS




TYPICAL APPLICATIONS



8200

TYPICAL APPLICATIONS (Cont'd)



TYPICAL APPLICATIONS

