


DESCRIPTION

FEATURES

- **Single-chip read/write amplifier and read data processing function**
- **Compatible with 8", 5 1/4" and 3 1/2" drives**
- **Internal write and erase current sources, externally set**
- **Control signals are TTL compatible**
- **Schmitt trigger inputs for higher noise immunity on bussed control signals**
- **TTL selectable write current boost**
- **Operates on +12 volt and +5 volt power supplies**
- **High gain, low noise, low peak shift (0.3% typical) read processing circuits**

PIN DIAGRAM



+HD0	1	28	V _{CC}
-HD0	2	27	+A ₀
+HD1	3	26	-A ₀
-HD1	4	25	+IN
CB	5	24	-IN
R _W	6	23	G1
R _{CE}	7	22	G2
R _E	8	21	D1
V _{DD}	9	20	D2
V _{CT}	10	19	R/W
H _{ST} /H _{ST}	11	18	RDF
WDI	12	17	PW
E1	13	16	TD
GND	14	15	E0

0790 - rev.

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

FUNCTIONAL DESCRIPTION

WRITE MODE CIRCUITRY

In Write Mode (R/\overline{W} low), the circuit provides controlled write and erase currents to either of two magnetic heads. The write-erase circuitry consists of two differential write current drivers, a center tap voltage reference, two erase current switches and control circuits for head selection and erase timing.

Write current is toggled between opposing sides of the head on each negative transition of the write data input (WDI) and is set externally by a single resistor, R_W , connected between the R_W terminal and ground. Since driver output impedance is large, proper damping resistors must be provided across each head. A signal at the CB terminal provides write current boost.

Erase current is also set externally through resistors REC connected in series with each erase coil. Erase can be activated by, but delayed from, selection of the write mode, and is held active after mode deselection. The turn-on delay is determined by the charging of C_E through RED , while the hold time is determined by the discharge of C_E through the series combination of RED and REH (see connection diagram). The $RECE$ node may be driven directly by a logic gate, with external resistors per Figure 4, if the erase period is to be controlled separately from the write mode selection. For applications where no delays are required, C_E is omitted.

The Center Tap Voltage Reference supplies both write and erase currents. A power turn-on protection circuit prevents undesired writing or erasure by holding the voltage reference off until the supply voltages are within their operating ranges.

READ MODE CIRCUITRY

In the Read Mode (R/\overline{W} high), the circuit performs the functions of amplifying and detecting the selected head output pulses which correspond to magnetic transitions in the media. The read circuitry consists of two differential preamplifiers, a summing amplifier, a postamplifier, an active differentiator, a zero-crossing detector, a time domain filter, and an output one-shot.

The selected preamplifier drives the summing amplifier whose outputs are AC coupled to the postamplifier through an external filter network. The postamplifier adjusts signal amplitudes prior to application of signals to the active differentiator. Postamplifier gain is set as required by connecting a resistor across the gain terminals, $G1$ and $G2$. If desired, an additional frequency/phase compensation network may also be connected across these gain terminals.

The differentiator, driven by the postamplifier, provides zero-crossing output voltages in response to input signal peaks. Differentiator response characteristics are set by an external capacitor or more complex series network connected between the $D1$ and $D2$ terminals.

The zero-crossing detector provides a unipolar output for each positive or negative zero-crossing of the differentiator output. To enhance signal peak detection the time domain filter inhibits the detection of zero-crossings if they are not sufficiently separated in time. The filter period is set by an external RC network connected to the TD pin.

The time domain filter drives the output one-shot which generates uniform output data pulses. The pulse width is set by an external RC network connected to the PW pin. The output one-shot is inhibited while in the write mode.

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

ELECTRICAL CHARACTERISTIC Unless otherwise specified, $4.75\text{ V} \leq V_{CC} \leq 5.25\text{ V}$; $11.4\text{ V} \leq V_{DD} \leq 12.6$; $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$; $R_W = 430\ \Omega$; $R_{ED} = 62\text{ k}\Omega$; $C_E = 0.012\ \mu\text{F}$; $R_{EH} = 62\text{ k}\Omega$; $R_{EC} = 220\ \Omega$

ABSOLUTE MAXIMUM RATINGS (Operating above absolute maximum ratings may damage the device.)

PARAMETER	RATING	UNIT
5 V Supply Voltage, V_{CC}	7	V
12 V Supply Voltage, V_{DD}	14	V
Storage Temperature	65 to +130	$^\circ\text{C}$
Junction Operating Temperature	130	$^\circ\text{C}$
Logic Input Voltage	-0.5 V to 7.0 V	dc
Lead Temperature (Soldering, 10 sec.)	260	$^\circ\text{C}$
Power Dissipation	800	mW

POWER SUPPLY CURRENTS

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
I_{CC} - 5 V Supply Current	Read Mode			35	mA
	Write Mode			38	mA
I_{DD} - 12 V Supply Current	Read Mode			26	mA
	Write Mode (excluding Write & Erase currents)			24	mA

LOGIC SIGNALS - READ/WRITE (R/W), CURRENT BOOST (CB)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Input Low Voltage (V_{IL})				0.8	V
Input Low Current (I_{IL})	$V_{IL} = 0.4\text{ V}$			-0.4	mA
Input High Voltage (V_{IH})		2.0			V
Input High Current (I_{IH})	$V_{IH} = 2.4\text{ V}$			20	μA

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

LOGIC SIGNALS - WRITE DATA INPUT (WDI), HEAD SELECT (HSO/HS1)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Threshold Voltage, V_T + Positive - going		1.4		1.9	V
Threshold Voltage, V_T - Negative - going		0.6		1.1	V
Hysteresis, V_T + to V_T -		0.4			V
Input High Current, I_{IH}	$V_{IH} = 2.4V$			20	μA
Input Low Current, I_{IL}	$V_{IL} = 0.4V$			-0.4	mA

CENTER TAP VOLTAGE REFERENCE

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Output Voltage (V_{CT})	$I_{WC} + I_E = 3 \text{ mA to } 60 \text{ mA}$	$V_{DD} - 1.5$		$V_{DD} - .5$	V
V_{CC} Turn-Off Threshold	(See Note 1)	4.0			V
V_{DD} Turn-Off Threshold	(See Note 1)	9.6			V
V_{CT} Disabled Voltage				1.0	V

NOTE1: Voltage below which center tap voltage reference is disabled.

ERASE OUTPUTS ($E1, E0$)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Unselected Head Leakage	$V_{E0}, V_{E1} = 12.6 \text{ V}$			100	μA
Output on Voltage (V_{E1}, V_{E0})	$I_E = 50 \text{ mA}$			0.5	V

WRITE CURRENT

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Unselected Head Leakage	$V_{E1}, V_{E0} = 12.6 \text{ V}$			25	μA
Write Current Range	$R_W = 820 \Omega \text{ to } 180 \Omega$	3		10	mA
Current Reference Accuracy	$I_{WC} = 2.3/R_W$ $V_{CB}(\text{current boost}) = 0.5 \text{ V}$	-5		+5	%
Write Current Unbalance	$I_{WC} = 3 \text{ mA to } 10 \text{ mA}$			1.0	%
Differential Head Voltage Swing	$\Delta I_{WC} \leq 5\%$	12.8			V _{pk}
Current Boost	$V_{CB} = 2.4 \text{ V}$	1.25 I_{WC}		1.35 I_{WC}	

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

ERASE TIMING

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Erase Delay Range	RED = 39 kΩ to 82 kΩ CE = 0.0015 μF to 0.043 μF	0.1		1.0	msec
Erase Delay Accuracy $\frac{\Delta T_{ED}}{T_{ED}} \times 100\%$	TEd = 0.69 RED CE RED = 39 kΩ to 82 kΩ; CE = 0.0015 μF to 0.043 μF	-15		+15	%
Erase Hold Range	REH + RED = 78 kΩ to 164 kΩ; CE = 0.0015 μF to 0.043 μF	0.2		2.0	msec
Erase Hold Accuracy $\frac{\Delta T_{EH}}{T_{EH}} \times 100\%$	TEH = 0.69 (REH + RED) CE REH + RED = 78 kΩ to 164 kΩ; CE = 0.0015 μF to 0.043 μF	-15		+15	%

ELECTRICAL CHARACTERISTICS (Unless otherwise specified: VIN (Preamplifier) = 10 mVpp sine wave, dc coupled to center tap. (See Figure 1.) Summing Amplifier Load = 2 kΩ line-line, ac coupled. VIN (Postamplifier) = 0.2 Vpp sine wave, ac coupled; RG = open; Data Pulse Load = 1 kΩ to Vcc; Co = 240 pF; CTD = 100 pF; RTD = 7.5 kΩ; CPW = 47 pF; RPW = 7.5 kΩ.)

READ MODE

PREAMPLIFIER - SUMMING AMPLIFIER

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Differential Voltage Gain	Freq. = 250 kHz	85		115	V/V
Bandwidth (-3 dB)		3			MHz
Gain Flatness	Freq. = dc to 1.5 MHz			±1.0	dB
Differential Input Impedance	Freq. = 250 kHz	20			kΩ
Max Differential Output Voltage Swing	VIN = 250 kHz sine wave, THD ≤ 5%	2.5			Vpp
Small Signal Differential Output Resistance	Io ≤ 1.0 mApp			75	Ω
Common Mode Rejection Ratio	VIN = 300 mVpp @ 500 kHz Inputs Shorted	50			dB
Power Supply Rejection Ratio	Δ VDD = 300 mVpp @ 500 kHz Inputs shorted to VCT.	50			dB
Channel Isolation	Unselected Channel VIN 100 mVpp @ 500 kHz Selected channel input connected to VCT	40			dB

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

PREAMPLIFIER - SUMMING AMPLIFIER (cont'd.)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Equivalent Input Noise	Power BW = 10 kHz to 1 MHz Inputs shorted to VCT.			10	μVrms
Center Tap Voltage, VCT			1.5		V

POSTAMPLIFIER - ACTIVE DIFFERENTIATOR

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Ao, Differential Voltage Gain + IN, -IN to D1, D2	Freq. = 250 kHz (See Figure 2)	8.5		11.5	V/V
Bandwidth (-3 dB) + IN< -IN to D1, D2	C _D = 0.1 μF , R _D = 2.5 k Ω	3			MHz
Gain Flatness + IN, -IN to D1, D2	Freq. = dc to 1.5 MHz C _D = 0.1 μF , R _D = 2.5 k Ω			± 1.0	dB
Max Differential Output Voltage Swing	V _{IN} = 250 kHz sine wave, ac coupled. $\leq 5\%$ THD in voltage across C _D . (See Figure 2)	5.0			V _{pp}
Max Differential Input Voltage	V _{IN} = 250 kHz sine wave, ac coupled. $\leq 5\%$ THD in voltage across C _D . R _G = 1.5 k Ω	2.5			2.5 V _{pp}
Differential Input Impedance		10			k Ω
Gain Control Accuracy $\frac{\Delta A_R}{A_R} \times 100\%$	A _R = A _o R _G /(8 x 10 ³ + R _G) R _G = 2 k Ω	-25		+25	%
Threshold Differential Input Voltage. (See Note 2)	Min differential input voltage at post amp that results in a change of state at RDP V _{IN} = 250 kHz square wave, C _D = 0.1 μF , R _D = 500 Ω , T _R , TF $\leq 0.2 \mu\text{sec}$ No overshoot; Data Pulse from each V _{IN} . transition. (See Figure 3)			3.7	mV _{pp}
Peak Differentiator Network Current		1.0			mA

NOTE 2: Threshold Differential Input Voltage can be related to peak shift by the following formula:

$$\text{Peak Shift} = \frac{3.7 \text{ mV}}{\pi V_{IN}} \times 100\%$$

where V_{IN} = peak to peak input voltage at post amplifier. Note that this formula demonstrates an inverse relationship between the input amplitude and the Peak Shift.

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

TIME DOMAIN FILTER

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Delay Accuracy $\frac{\Delta T_{TD}}{T_{TD}} \times 100\%$	$T_{TD} = 0.58 R_{TD} \times (C_{TD} + 10^{-11}) + 50 \text{ nsec}$, $R_{TD} = 5 \text{ k}\Omega$, to $10 \text{ k}\Omega$ $C_{TD} \geq 56 \text{ pF}$. $V_{IN} = 50 \text{ mVpp @ } 250 \text{ kHz}$ square wave, $T_R, T_F \leq 20 \text{ nsec}$, ac coupled. Delay measured from 50% input amplitude to 1.5 V Data Pulse	-15		+15	%
Delay Range	$T_{TD} = 0.58 R_{TD} \times (C_{TD} + 10^{-11}) + 50 \text{ nsec}$, $R_{TD} = 5 \text{ k}\Omega$ to $10 \text{ k}\Omega$, $C_{TD} = 56 \text{ pF}$ to 240 pF	240		2370	ns

DATA PULSE

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Width Accuracy $\frac{\Delta T_{PW}}{T_{PW}} \times 100\%$	$T_{PW} = 0.58 R_{PW} \times (C_{PW} + 8 \times 10^{-12}) + 20 \text{ nsec}$. $R_{PW} = 5 \text{ k}\Omega$ to $10 \text{ k}\Omega$ $C_{PW} = \geq 36 \text{ pF}$ width measured at 1.5V amplitudes	-20		+20	%
Active Level Output Voltage	$I_{OH} = 400 \mu\text{A}$	2.7			V
Inactive Level Output Leakage	$I_{OL} = 4 \text{ mA}$			0.5	V
Pulse Width	$T_{PW} = 0.58 R_{PW} \times (C_{PW} + 8 \times 10^{-12}) + 20 \text{ nsec}$. $R_{PW} = 5 \text{ k}\Omega$ to $10 \text{ k}\Omega$ $C_{PW} = 36 \text{ pF}$ to 200 pF	145		1225	ns

SSI 34P570

2-Channel Floppy Disk

Read/Write Device

TEST SCHEMATICS




FIGURE 1: Preamplicifier Characteristics




FIGURE 2:
Postamplicifier Differential Output
Voltage Swing and Voltage Gain

FIGURE 3:
Postamplicifier Threshold Differential
Input Voltage

SSI 34P570
2-Channel Floppy Disk
Read/Write Device





FIGURE 4 : External Erase Control Connections

SSI 34P570

2-Channel Floppy Disk

Read/Write Device


PACKAGE PIN DESIGNATIONS (TOP VIEW)



28-Pin DIP

THERMAL CHARACTERISTICS: θ_{ja}

28-Pin	DIP	55°C/W
28-Pin	PLCC	65°C/W



28-Pin PLCC

ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 34P570 28-Pin DIP	SSI 34P570-CP	34P570-CP
SSI 34P570 28-Pin PLCC	SSI 34P570-CH	34P570-CH

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.