

**M37701E2-XXXSP, M37701E2AXXXSP**

PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP

**DESCRIPTION**

The M37701E2-XXXSP and the M37701E2AXXXSP are single-chip microcomputers designed with high-performance CMOS silicon gate technology. These are housed in a 64-pin shrink plastic molded DIP. The features of these chips are similar to those of the M37701M2-XXXSP and the M37701M2AXXXSP except that this chip has a 16K-byte PROM built in.


These single-chip microcomputers have a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. These microcomputers are suitable for office, business and industrial equipment controller that require high-speed processing of large data. Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs.

The differences between M37701E2-XXXSP and the M37701E2AXXXSP are the external clock input frequency as shown below. Therefore, the following descriptions will be for the M37701E2-XXXSP unless otherwise noted.

Type name	External clock input frequency
M37701E2-XXXSP	8 MHz
M37701E2AXXXSP	16MHz

**DISTINCTIVE FEATURES**

- Number of basic instructions ..... 103
- Memory size PROM ..... 16K bytes
- RAM ..... 512 bytes
- Instruction execution time  
M37701E2-XXXSP  
(The fastest instruction at 8 MHz frequency) ..... 500ns  
M37701E2AXXXSP  
(The fastest instruction at 16 MHz frequency) ..... 250ns
- Single power supply ..... 5V±5%
- Low power dissipation (at 8 MHz frequency) ..... 30mW (Typ.)
- Interrupts ..... 19 types 7 levels
- Multiple function 16-bit timer ..... 5+3
- UART (may also be synchronous) ..... 2
- 8-bit A-D converter ..... 4-channel inputs
- 12-bit watchdog timer
- Programmable input/output  
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8) ..... 53

**PIN CONFIGURATION (TOP VIEW)****Outline 64P4B**

\*: Used in the evaluation chip mode only


**APPLICATION**

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers

Control devices for industrial equipment such as ME, NC, communication, and measuring instruments

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**



**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXSP**

**FUNCTIONS OF M37701E2-XXXSP**

Parameter		Functions
Number of basic instructions		103
Instruction execution time	M37701E2-XXXSP M37701E2AXXSP	500ns (the fastest instructions, at 8MHz frequency) 250ns (the fastest instructions, at 16MHz frequency)
Memory size	PROM RAM	16K bytes 512 bytes
	P0, P1, P2, P5 P8 P4, P6, P7 P3	8-bit×4 6-bit×1 4-bit×3 3-bit×1
Input/Output ports	TA0, TA1, TA2, TA3, TA4 TB0, TB1, TB2	16-bit×5 (4 Input/Output functions) 16-bit×3 (1 Input function)
Multi-function timers		
Serial I/O		UART×2 (One can be set clock synchronous serial I/O.)
A-D converter		8-bit×1 (4 channels)
Watchdog timer		12-bit×1
Interrupts		3 external types, 16 internal types (Each interrupt can be set the priority levels to 0 ~ 7.)
Clock generating circuit		Built-in(externally connected to a ceramic resonator or quartz crystal resonator)
Supply voltage		5 V±5%
Power dissipation		30mW(at external 8 MHz frequency)
Input/Output characteristic	Input/Output voltage Output current	5 V 5 mA
Memory expansion		Maximum 16M bytes
Operating temperature range		-10~70°C
Device structure		CMOS high-performance silicon gate process
Package		64-pin shrink plastic molded DIP

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**PIN DESCRIPTION**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V± 5 % to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub> input	Input	This pin controls the processor mode. Connect to V <sub>SS</sub> for single-chip mode.
RESET	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X <sub>IN</sub> and X <sub>OUT</sub> . When an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin
X <sub>OUT</sub>	Clock output	Output	and the X <sub>OUT</sub> pin should be left open.
E	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
BYTE	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AV <sub>CC</sub> , AV <sub>SS</sub>	Analog supply input		Power supply for the A-D converter. Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> externally.
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O directional register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A <sub>1</sub> ~A <sub>0</sub> ) is output in memory expansion mode or microprocessor mode.
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D <sub>15</sub> ~D <sub>8</sub> ) is input or output when E output is "L" and an address (A <sub>15</sub> ~A <sub>8</sub> ) is output when E output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A <sub>15</sub> ~A <sub>8</sub> ) is output.
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D <sub>7</sub> ~D <sub>0</sub> ) is input or output when E output is "L" and an address(A <sub>23</sub> ~A <sub>16</sub> ) is output when E output is "H".
P3 <sub>0</sub> ~P3 <sub>2</sub>	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, and ALE signals are output.
P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub>	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P <sub>4</sub> <sub>0</sub> and P <sub>4</sub> <sub>1</sub> become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. Port P <sub>4</sub> <sub>2</sub> can be programmed for φ, output pin divided the clock to X <sub>IN</sub> pin by 2.
P5 <sub>0</sub> ~P5 <sub>7</sub>	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2, and timer A3.
P6 <sub>2</sub> ~P6 <sub>5</sub>	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as external interrupt input INT <sub>D</sub> , INT <sub>1</sub> , and INT <sub>2</sub> pins, and input pins for timer B0.
P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub>	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN <sub>0</sub> ~AN <sub>2</sub> and AN <sub>7</sub> input pins. P7 <sub>7</sub> also has an A-D conversion trigger input function.
P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as Rx.D, TxD, CLK, CTS/RTS pins for UART 0, and as Rx.D, TxD pins for UART 1.

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**PIN DESCRIPTION (EPROM MODE)**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V± 5 % to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	V <sub>PP</sub> Input	Input	Connect to V <sub>PP</sub> when programming or verifying.
BYTE	V <sub>PP</sub> Input	Input	Connect to V <sub>PP</sub> when programming or verifying.
RESET	Reset Input	Input	Connect to V <sub>SS</sub> .
X <sub>IN</sub>	Clock input	Input	Connect a ceramic resonator between X <sub>IN</sub> and X <sub>OUT</sub> .
X <sub>OUT</sub>	Clock output	Output	
Ē	Enable output	Output	Keep open.
AV <sub>CC</sub> , AV <sub>SS</sub>	A-D power supply		Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> .
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub> .
P0 <sub>0</sub> ~P0 <sub>7</sub>	Address input (A <sub>0</sub> ~A <sub>7</sub> )	Input	Port P0 functions as the lower 8 bits address input (A <sub>0</sub> ~A <sub>7</sub> ).
P1 <sub>0</sub> ~P1 <sub>7</sub>	Address input (A <sub>8</sub> ~A <sub>14</sub> )	Input	Port P1 <sub>0</sub> ~P1 <sub>6</sub> functions as the higher 7 bits address input (A <sub>8</sub> ~A <sub>14</sub> ). Connect P1 <sub>7</sub> to V <sub>CC</sub> .
P2 <sub>0</sub> ~P2 <sub>7</sub>	Data I/O (D <sub>0</sub> ~D <sub>7</sub> )	I/O	Port P2 functions as the 8 bits data bus (D <sub>0</sub> ~D <sub>7</sub> ).
P3 <sub>0</sub> ~P3 <sub>2</sub>	Input port P3	Input	Connect to V <sub>SS</sub> .
P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub>	Input port P4	Input	Connect to V <sub>SS</sub> .
P5 <sub>0</sub> ~P5 <sub>7</sub>	Control signal input	Input	P5 <sub>1</sub> and P5 <sub>2</sub> functions as OE and CE input pin. Connect P5 <sub>0</sub> , P5 <sub>3</sub> , P5 <sub>4</sub> and P5 <sub>5</sub> to V <sub>CC</sub> . Connect P5 <sub>6</sub> and P5 <sub>7</sub> to V <sub>SS</sub> .
P6 <sub>2</sub> ~P6 <sub>5</sub>	Input port P6	Input	Connect to V <sub>SS</sub> .
P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub>	Input port P7	Input	Connect to V <sub>SS</sub> .
P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	Input port P8	Input	Connect to V <sub>SS</sub> .

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

### EPROM MODE

The M37701E2-XXXSP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 1 lists the correspondence between pins and Fig. 1 gives the pin connections in the EPROM mode.

When in the EPROM mode, ports P0, P1, P2, P5<sub>1</sub>, P5<sub>2</sub>, CNV<sub>ss</sub> and BYTE are used for the EPROM (equivalent to the M5M27C256K). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5M27C256K.


This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 4000<sub>16</sub>~7FFF<sub>16</sub> for the M37701E2-

XXXSP.

Connect the clock which is either ceramic resonator or external clock to X<sub>IN</sub> pin and X<sub>OUT</sub> pin.

**Table 1 Pin function in EPROM programming mode**

	M37701E2-XXXSP	M5M27C256K
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>PP</sub>	CNV <sub>ss</sub> , BYTE	V <sub>PP</sub>
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
Address Input	Ports P0, P1 <sub>0</sub> ~P1 <sub>6</sub>	A <sub>0</sub> ~A <sub>14</sub>
Data I/O	Port P2	D <sub>0</sub> ~D <sub>7</sub>
CE	P5 <sub>2</sub>	CE
OE	P5 <sub>1</sub>	OE



**Fig. 1 Pin connection in EPROM programming mode**

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

### FUNCTION IN EPROM MODE

#### Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data ( $A_0 \sim A_{14}$ ) to be read and the data will be output to the I/O pins  $D_0 \sim D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

#### Writing

To write to the PROM, set the  $\overline{OE}$  pin to a "H" level. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written is selected with pins  $A_0 \sim A_{14}$ , and the data to be written is input to pins  $D_0 \sim D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

### FAST PROGRAMMING ALGORITHM

To program the M37701E2-XXXSP with fast programming algorithm, first set  $V_{CC}=6V$ ,  $V_{PP}=12.5$ , and set the address to "0". Apply a 1ms write pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 1ms write pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulses applied (N) before the data can be read OK, and then write the data again, applying a further three times this number of pulses (3×N ms).

When this series of write operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been written, read with  $V_{CC}=V_{PP}=5V$  (or  $V_{CC}=V_{PP}=5.25V$ ).

### Program operation


**AC ELECTRICAL CHARACTERISTICS** ( $T_a=25\pm5^\circ C$ ,  $V_{CC}=6V\pm0.25V$ ,  $V_{PP}=12.5\pm0.3V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{AS}$	Address setup time		2			$\mu s$
$t_{OES}$	$\overline{OE}$ setup time		2			$\mu s$
$t_{DS}$	Data setup time		2			$\mu s$
$t_{AH}$	Address hold time		0			$\mu s$
$t_{DH}$	Data hold time		2			$\mu s$
$t_{DPF}$	Output enable to output float delay		0		130	ns
$t_{VCS}$	$V_{CC}$ setup time		2			$\mu s$
$t_{VPS}$	$V_{PP}$ setup time		2			$\mu s$
$t_{FPW}$	$\overline{CE}$ initial program pulse width		0.95	1	1.05	ms
$t_{OPW}$	$\overline{CE}$ over program pulse width		2.85		78.75	ms
$t_{OE}$	Data valid from $\overline{OE}$				150	ns


**MITSUBISHI MICROCOMPUTERS**

**PROM VERSION of M37701M2-XXXSP,M37701M2AXXXSP**

## AC waveforms



## **Fast programming algorithm flow chart**




MITSUBISHI MICROCOMPUTERS  
**M37701E2-XXXSP,M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP,M37701M2AXXXSP**

**CAUTION: UNITS SHIPPED AS BLANKS**

The programmable M37701E2SP and M37701E2ASP that are shipped in blank are also provided. For the M37701E2SP and M37701E2ASP, Mitsubishi Electric corp. does not perform PROM write test and screening following the assembly processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Note :  
Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

**BASIC FUNCTION BLOCKS**

Since these processors operate in exactly the same way as the M37701M2-XXXSP, refer to the section on the M37701M2-XXXSP.

**ADDRESSING MODES**

The M37701E2-XXXSP has 28 powerful addressing modes. Refer to the Series MELPS 7700 addressing mode description for the details of each addressing mode.

**MACHINE INSTRUCTION LIST**

The M37701E2-XXXSP has 103 machine instructions. Refer to the Series MELPS 7700 machine instruction list for details.

**DATA REQUIRED FOR PROM ORDERING**

Please send the following data for writing to PROM .

- (1) M37701E2-XXXSP writing to PROM order confirmation form
- (2) Mark specification form for 64P4B
- (3) ROM data (EPROM 3sets)

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Rating	Unit
$V_{CC}$	Supply voltage		-0.3~7	V
$AV_{CC}$	Analog supply voltage		-0.3~7	V
$V_I$	Input voltage RESET, CNV <sub>SS</sub> , BYTE		-0.3~12	V
$V_I$	Input voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3~V <sub>CC</sub> +0.3	V
$V_O$	Output voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub> , X <sub>OUT</sub> , E		-0.3~V <sub>CC</sub> +0.3	V
$P_d$	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		-10~70	°C
T <sub>stg</sub>	Storage temperature		-40~125	°C

Note 1. Input voltage for CNV<sub>SS</sub> and BYTE pins is 13V in writing to PROM.

**RECOMMENDED OPERATING CONDITIONS** ( $V_{CC}=5V \pm 5\%$ ,  $T_a=-10\sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$V_{CC}$	Supply voltage	4.75	5.0	5.25	V
$AV_{CC}$	Analog supply voltage		$V_{CC}$		V
$V_{SS}$	Supply voltage	0			V
$AV_{SS}$	Analog supply voltage	0			V
$V_{IH}$	High-level input voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8V <sub>CC</sub>		$V_{CC}$	V
$V_{IH}$	High-level input voltage P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , (in single-chip mode)	0.8V <sub>CC</sub>		$V_{CC}$	V
$V_{IH}$	High-level input voltage P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , (in memory expansion mode and microprocessor mode)	0.5V <sub>CC</sub>		$V_{CC}$	V
$V_{IL}$	Low-level input voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , (in single-chip mode)	0		0.2V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , (in memory expansion mode and microprocessor mode)	0		0.16V <sub>CC</sub>	V
$I_{OH(peak)}$	High-level peak output current P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub>			-10	mA
$I_{OH(avg)}$	High-level average output current P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub>			-5	mA
$I_{OL(peak)}$	Low-level peak output current P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub>			10	mA
$I_{OL(avg)}$	Low-level average output current P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>17</sub> , P <sub>2</sub> ~P <sub>27</sub> , P <sub>3</sub> ~P <sub>34</sub> , P <sub>4</sub> ~P <sub>42</sub> , P <sub>4</sub> ~P <sub>47</sub> , P <sub>5</sub> ~P <sub>57</sub> , P <sub>6</sub> ~P <sub>68</sub> , P <sub>7</sub> ~P <sub>72</sub> , P <sub>7</sub> , P <sub>8</sub> ~P <sub>83</sub> , P <sub>8</sub> , P <sub>87</sub>			5	mA
$f(x_{IN})$	External clock frequency input	M37701E2-XXXSP		8	
		M37701E2AXXXSP		16	MHz

Note 1. Average output current is the average value of a 100ms interval.

2. The sum of  $I_{OL(peak)}$  for ports P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> and P<sub>8</sub> must be 80mA or less,  
the sum of  $I_{OH(peak)}$  for ports P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> and P<sub>8</sub> must be 80mA or less,  
the sum of  $I_{OL(peak)}$  for ports P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub> and P<sub>7</sub> must be 80mA or less, and  
the sum of  $I_{OH(peak)}$  for ports P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub> and P<sub>7</sub> must be 80mA or less.

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**M37701E2-XXXSP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>2</sub> ~P6 <sub>5</sub> , P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub>	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage P3 <sub>2</sub>	$I_{OH}=-10mA$	3.1			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$	3.4			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-400\mu A$	4.8			V
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>2</sub> ~P6 <sub>5</sub> , P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub>	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage P3 <sub>2</sub>	$I_{OL}=10mA$			1.9	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=2mA$			0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$			1.6	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=2mA$			0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, TA0 <sub>IN</sub> ~TA3 <sub>IN</sub> , TB0 <sub>IN</sub> , INT <sub>0</sub> ~INT <sub>3</sub> , AD <sub>TRG</sub> , CTS <sub>0</sub> , CLK <sub>0</sub>			0.4	1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.2	0.5	V
$V_{T+}-V_{T-}$	Hysteresis X <sub>IN</sub>			0.1	0.3	V
$I_{IH}$	High-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>2</sub> ~P6 <sub>5</sub> , P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>2</sub> , P4 <sub>0</sub> ~P4 <sub>2</sub> , P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>2</sub> ~P6 <sub>5</sub> , P7 <sub>0</sub> ~P7 <sub>2</sub> , P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>3</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	$f(X_{IN})=8MHz$ , square waveform		6	12	mA
		In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.			1	$\mu A$
		$T_a=25^\circ C$ when clock is stopped. $T_a=70^\circ C$ when clock is stopped.			10	

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		28.5			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**TIMING REQUIREMENTS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_C$	External clock input cycle time		125			ns
$t_{W(H)}$	External clock input high-level pulse width		50			ns
$t_{W(L)}$	External clock input low-level pulse width		50			ns
$t_r$	External clock rise time				20	ns
$t_f$	External clock fall time				20	ns

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time		200			ns
$t_{SU(P1D-E)}$	Port P1 input setup time		200			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		200			ns
$t_{SU(P3D-E)}$	Port P3 input setup time		200			ns
$t_{SU(P4D-E)}$	Port P4 input setup time		200			ns
$t_{SU(P5D-E)}$	Port P5 input setup time		200			ns
$t_{SU(P6D-E)}$	Port P6 input setup time		200			ns
$t_{SU(P7D-E)}$	Port P7 input setup time		200			ns
$t_{SU(P8D-E)}$	Port P8 input setup time		200			ns
$t_h(E-P0D)$	Port P0 input hold time		0			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(E-P3D)$	Port P3 input hold time		0			ns
$t_h(E-P4D)$	Port P4 input hold time		0			ns
$t_h(E-P5D)$	Port P5 input hold time		0			ns
$t_h(E-P6D)$	Port P6 input hold time		0			ns
$t_h(E-P7D)$	Port P7 input hold time		0			ns
$t_h(E-P8D)$	Port P8 input hold time		0			ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time		60			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		60			ns
$t_{SU(RDY-#1)}$	RDY input setup time		70			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(\#1-RDY)$	RDY Input hold time		0			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Timer A Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		250			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		125			ns

**Timer A Input** (Gating input in timer mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		1000			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		500			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		500			ns

**Timer A Input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		500			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		250			ns

**Timer A Input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		250			ns

**Timer A Input** (Up-down input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(UP)}$	TA <sub>OUT</sub> input cycle time		1000			ns
$t_{W(UPH)}$	TA <sub>OUT</sub> input high-level pulse width		500			ns
$t_{W(UPL)}$	TA <sub>OUT</sub> input low-level pulse width		500			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Timer B Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TB <sub>iN</sub> Input cycle time		500			ns
$t_{W(TBH)}$	TB <sub>iN</sub> Input high-level pulse width		250			ns
$t_{W(TBL)}$	TB <sub>iN</sub> Input low-level pulse width		250			ns

**Timer B Input** (Pulse period measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TB <sub>iN</sub> Input cycle time		1000			ns
$t_{W(TBH)}$	TB <sub>iN</sub> Input high-level pulse width		500			ns
$t_{W(TBL)}$	TB <sub>iN</sub> Input low-level pulse width		500			ns

**Timer B Input** (Pulse width measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TB <sub>iN</sub> Input cycle time		1000			ns
$t_{W(TBH)}$	TB <sub>iN</sub> Input high-level pulse width		500			ns
$t_{W(TBL)}$	TB <sub>iN</sub> Input low-level pulse width		500			ns

**A-D trigger input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(AD)}$	AD <sub>TRG</sub> input cycle time (minimum allowable trigger)		2000			ns
$t_{W(ADL)}$	AD <sub>TRG</sub> input low-level pulse width		250			ns

**Serial I/O**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(CK)}$	CLK <sub>I</sub> input cycle time		500			ns
$t_{W(CKH)}$	CLK <sub>I</sub> input high-level pulse width		250			ns
$t_{W(CKL)}$	CLK <sub>I</sub> input low-level pulse width		250			ns
$t_{d(c-o)}$	TxDI output delay time				150	ns
$t_{h(c-o)}$	TxDI hold time		30			ns
$t_{su(d-c)}$	RxDI Input setup time		60			ns
$t_{h(c-d)}$	RxDI Input hold time		90			ns

**External interrupt INTI Input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(INH)}$	INTI Input high-level pulse width		250			ns
$t_{W(INL)}$	INTI Input low-level pulse width		250			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{D(E-P0Q)}$	Port P0 data output delay time	Figure 2			200	ns
$t_{D(E-P1Q)}$	Port P1 data output delay time				200	ns
$t_{D(E-P2Q)}$	Port P2 data output delay time				200	ns
$t_{D(E-P3Q)}$	Port P3 data output delay time				200	ns
$t_{D(E-P4Q)}$	Port P4 data output delay time				200	ns
$t_{D(E-P5Q)}$	Port P5 data output delay time				200	ns
$t_{D(E-P6Q)}$	Port P6 data output delay time				200	ns
$t_{D(E-P7Q)}$	Port P7 data output delay time				200	ns
$t_{D(E-P8Q)}$	Port P8 data output delay time				200	ns

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{D(P0A-E)}$	Port P0 address output delay time	Figure 2	100			ns
$t_{D(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			120		ns
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			40		ns
$t_{D(P1A-E)}$	Port P1 address output delay time		100			ns
$t_{D(E-P2Q)}$	Port P2 data output delay time			120		ns
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time			40		ns
$t_{D(P2A-E)}$	Port P2 address output delay time		100			ns
$t_{D(ALE-E)}$	ALE output delay time		4			ns
$t_{W(ALE)}$	ALE pulse width		100			ns
$t_{D(BHE-E)}$	BHE output delay time		100			ns
$t_{D(R/W-E)}$	R/W output delay time		100			ns
$t_{D(E-\phi_1)}$	$\phi_1$ output delay time		0	30		ns
$t_{H(E-P0A)}$	Port P0 address hold time		50			ns
$t_{H(E-P1A)}$	Port P1 address hold time (BYTE="L")		9			ns
$t_{H(E-P1Q)}$	Port P1 data hold time (BYTE="L")		50			ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		50			ns
$t_{H(E-P1A)}$	Port P1 address hold time (BYTE="H")		50			ns
$t_{H(ALE-P2A)}$	Port P2 address hold time		9			ns
$t_{H(E-P2Q)}$	Port P2 data hold time		50			ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		50			ns
$t_{H(E-BHE)}$	BHE hold time		20			ns
$t_{H(E-R/W)}$	R/W hold time		20			ns
$t_{W(EL)}$	$E$ pulse width		220			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Memory expansion mode and microprocessor mode** (when wait bit = "0", and external memory area is accessed)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Figure 2	350			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			120		ns
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			40		ns
$t_{d(P1A-E)}$	Port P1 address output delay time		350			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			120		ns
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time			40		ns
$t_{d(P2A-E)}$	Port P2 address output delay time		350			ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_w(ALE)$	ALE pulse width		350			ns
$t_d(BHE-E)$	BHE output delay time		350			ns
$t_d(R/W-E)$	R/W output delay time		350			ns
$t_d(\phi_1)$	$\phi_1$ output delay time		0	30		ns
$t_h(E-P0A)$	Port P0 address hold time		50			ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9			ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		50			ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		50			ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		50			ns
$t_h(ALE-P2A)$	Port P2 address hold time		9			ns
$t_h(E-P2Q)$	Port P2 data hold time		50			ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		50			ns
$t_h(E-BHE)$	BHE hold time		20			ns
$t_h(E-R/W)$	R/W hold time		20			ns
$t_w(EL)$	E pulse width		470			ns




Fig. 2 Testing circuit for ports P0~P8,  $\phi_1$ .

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**M37701E2AXXXSP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_1$ , $P_4 \sim P_2$ , $P_4$ , $P_5 \sim P_6$ , $P_6 \sim P_8$ , $P_7 \sim P_7$ , $P_7$ , $P_8 \sim P_8$ , $P_8$ , $P_8$	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_1$	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage $P_3_2$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_1$ , $P_4 \sim P_2$ , $P_4$ , $P_5 \sim P_6$ , $P_6 \sim P_8$ , $P_7 \sim P_7$ , $P_7$ , $P_8 \sim P_8$ , $P_8$ , $P_8$	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_1$	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage $P_3_2$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, TA0 <sub>IN</sub> ~TA3 <sub>IN</sub> , TB0 <sub>IN</sub> , INT <sub>0</sub> ~INT <sub>2</sub> , ADTRG, CTS <sub>0</sub> , CLK <sub>0</sub>		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.3	V
$I_{IH}$	High-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_3$ , $P_4 \sim P_4$ , $P_4$ , $P_5 \sim P_5$ , $P_6 \sim P_6$ , $P_7 \sim P_7$ , $P_7$ , $P_8 \sim P_8$ , $P_8$ , $P_8$ , $X_{IN}$ , RESET, CNV <sub>SS</sub> , BYTE	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_2 \sim P_7$ , $P_3 \sim P_3$ , $P_4 \sim P_4$ , $P_4$ , $P_5 \sim P_5$ , $P_6 \sim P_6$ , $P_7 \sim P_7$ , $P_7$ , $P_8 \sim P_8$ , $P_8$ , $P_8$ , $X_{IN}$ , RESET, CNV <sub>SS</sub> , BYTE	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.	$f(X_{IN})=16MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped. $T_a=70^\circ C$ when clock is stopped.	12 1	24 10	$mA$ $\mu A$

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		14.25			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**TIMING REQUIREMENTS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_c$	External clock input cycle time		62			ns
$t_{W(H)}$	External clock input high-level pulse width		25			ns
$t_{W(L)}$	External clock input low-level pulse width		25			ns
$t_r$	External clock rise time				10	ns
$t_f$	External clock fall time				10	ns

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time		100			ns
$t_{SU(P1D-E)}$	Port P1 input setup time		100			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		100			ns
$t_{SU(P3D-E)}$	Port P3 input setup time		100			ns
$t_{SU(P4D-E)}$	Port P4 input setup time		100			ns
$t_{SU(P5D-E)}$	Port P5 input setup time		100			ns
$t_{SU(P6D-E)}$	Port P6 input setup time		100			ns
$t_{SU(P7D-E)}$	Port P7 input setup time		100			ns
$t_{SU(P8D-E)}$	Port P8 input setup time		100			ns
$t_h(E-P0D)$	Port P0 input hold time		0			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(E-P3D)$	Port P3 input hold time		0			ns
$t_h(E-P4D)$	Port P4 input hold time		0			ns
$t_h(E-P5D)$	Port P5 input hold time		0			ns
$t_h(E-P6D)$	Port P6 input hold time		0			ns
$t_h(E-P7D)$	Port P7 input hold time		0			ns
$t_h(E-P8D)$	Port P8 input hold time		0			ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time		45			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		45			ns
$t_{SU(RDY-\#1)}$	RDY input setup time		60			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(\#1-RDY)$	RDY input hold time		0			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Timer A Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		125			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		62			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		62			ns

**Timer A Input** (Gating input in timer mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		500			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		250			ns

**Timer A Input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		250			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		125			ns

**Timer A Input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		125			ns

**Timer A Input** (Up-down input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(UP)}$	TA <sub>OUT</sub> input cycle time		500			ns
$t_{W(UPH)}$	TA <sub>OUT</sub> input high-level pulse width		250			ns
$t_{W(UPL)}$	TA <sub>OUT</sub> input low-level pulse width		250			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Timer B Input** (Cont input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time		250			ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width		125			ns

**Timer B Input** (Pulse period measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time		500			ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width		250			ns

**Timer B Input** (Pulse width measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time		500			ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width		250			ns

**A-D trigger input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(AD)}$	AD <sub>TRG</sub> input cycle time (minimum allowable trigger)		1000			ns
$t_{W(ADL)}$	AD <sub>TRG</sub> input low-level pulse width		125			ns

**Serial I/O**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(CK)}$	CLKI input cycle time		250			ns
$t_{W(CKH)}$	CLKI input high-level pulse width		125			ns
$t_{W(CKL)}$	CLKI input low-level pulse width		125			ns
$t_{d(c-a)}$	TxDI output delay time				90	ns
$t_{h(c-a)}$	TxDI hold time		30			ns
$t_{su(d-c)}$	RxDI input setup time		30			ns
$t_{h(c-d)}$	RxDI input hold time		90			ns

**External interrupt INTI input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(INH)}$	INTI input high-level pulse width		250			ns
$t_{W(INL)}$	INTI input low-level pulse width		250			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXSP**

**SWITCHING CHARACTERISTICS** ( $V_{cc}=5V \pm 5\%$ ,  $V_{ss}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions*	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Figure 2		100	ns	
$t_{d(E-P1Q)}$	Port P1 data output delay time			100	ns	
$t_{d(E-P2Q)}$	Port P2 data output delay time			100	ns	
$t_{d(E-P3Q)}$	Port P3 data output delay time			100	ns	
$t_{d(E-P4Q)}$	Port P4 data output delay time			100	ns	
$t_{d(E-P5Q)}$	Port P5 data output delay time			100	ns	
$t_{d(E-P6Q)}$	Port P6 data output delay time			100	ns	
$t_{d(E-P7Q)}$	Port P7 data output delay time			100	ns	
$t_{d(E-P8Q)}$	Port P8 data output delay time			100	ns	

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Figure 2	30			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			80	ns	
$t_{pZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			40	ns	
$t_{d(P1A-E)}$	Port P1 address output delay time		30			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			80	ns	
$t_{pZX(E-P2Z)}$	Port P2 floating start delay time			40	ns	
$t_{d(P2A-E)}$	Port P2 address output delay time		30			ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_{w(ALE)}$	ALE pulse width		40			ns
$t_{d(BHE-E)}$	BHE output delay time		30			ns
$t_{d(R/W-E)}$	R/W output delay time		30			ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	ns	
$t_{h(P0A)}$	Port P0 address hold time		25			ns
$t_{h(ALE-P1A)}$	Port P1 address hold time (BYTE="L")		9			ns
$t_{h(E-P1Q)}$	Port P1 data hold time (BYTE="L")		25			ns
$t_{pZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25			ns
$t_{h(E-P1A)}$	Port P1 address hold time (BYTE="H")		25			ns
$t_{h(ALE-P2A)}$	Port P2 address hold time		9			ns
$t_{h(E-P2Q)}$	Port P2 data hold time		25			ns
$t_{pZX(E-P2Z)}$	Port P2 floating release delay time		25			ns
$t_{h(E-BHE)}$	BHE hold time		20			ns
$t_{h(E-R/W)}$	R/W hold time		20			ns
$t_{w(EL)}$	E pulse width		95			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**Memory expansion mode and microprocessor mode** (when wait bit = "0", and external memory area is accessed)


Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Figure 2	155			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			80	ns	
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			40	ns	
$t_{d(P1A-E)}$	Port P1 address output delay time		155			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			80	ns	
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time			40	ns	
$t_{d(P2A-E)}$	Port P2 address output delay time		155			ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_{W(ALE)}$	ALE pulse width		165			ns
$t_{d(BHE-E)}$	BHE output delay time		155			ns
$t_{d(R/W-E)}$	R/W output delay time		155			ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	ns	
$t_{h(E-P0A)}$	Port P0 address hold time		25			ns
$t_{h(E-P1A)}$	Port P1 address hold time (BYTE="L")		9			ns
$t_{h(E-P1Q)}$	Port P1 data hold time (BYTE="L")		25			ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25			ns
$t_{h(E-P1A)}$	Port P1 address hold time (BYTE="H")		25			ns
$t_{h(E-P2A)}$	Port P2 address hold time		9			ns
$t_{h(E-P2Q)}$	Port P2 data hold time		25			ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25			ns
$t_{h(E-BHE)}$	BHE hold time		20			ns
$t_{h(E-R/W)}$	R/W hold time		20			ns
$t_{W(EL)}$	EL pulse width		220			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

**TIMING DIAGRAM**


Single-chip mode  
 $t(X_{IN})$



**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**


---



**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

Memory expansion mode and microprocessor mode (When wait bit="1")




**Test conditions**

- $V_{CC} = 5 \text{ V} \pm 5\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Ports P1, P2 input :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$
- Port P4<sub>1</sub> input :  $V_{IL} = 1.0 \text{ V}$ ,  $V_{IH} = 4.0 \text{ V}$

**MITSUBISHI MICROCOMPUTERS**  
**M37701E2-XXXSP, M37701E2AXXXSP**

**PROM VERSION of M37701M2-XXXSP, M37701M2AXXXSP**

Memory expansion mode and microprocessor mode (when wait bit="0", and external memory area is accessed)



**Test conditions**

- V<sub>CC</sub> = 5 V ± 5 %
- Output timing voltage : V<sub>OL</sub> = 0.8V, V<sub>OH</sub> = 2.0V
- Ports P1,P2 input : V<sub>IL</sub> = 0.8V, V<sub>IH</sub> = 2.5V
- Port P4, input : V<sub>IL</sub> = 1.0V, V<sub>IH</sub> = 4.0V