

93Z458/93Z459 16 x 48 x 8 Field Programmable Logic Array

Memory and High Speed Logic

Description


The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements can be fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates can be fuse linked to eight 48-input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93Z458 has open-collector outputs; the 93Z459 has three-state outputs. In either case, the outputs are enabled when CS is LOW.

- Commercial Address Access Time 45 ns Max
- Military Address Access Time 65 ns Max
- Fully Programmable Product Array, Summing Array and Output Polarity
- Available with Open collector (93Z458) or Three State (93Z459) Outputs

Pin Names

A0-A15	Address Inputs
CS	Chip Select Input
O ₀ -O ₇	Data Outputs
VP	Programming Pin

Logic Symbol



V_{CC} = Pin 28 GND = Pin 14 Connection Diagram
28-Pin DIP (Top View)




Note

The 28-pin Flatpak and the 28-pin Leadless Chip Carrier have the same pinout (Connection Diagram) as the 28-pin DIP



Logic Diagram




Functional Description

The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized 16 inputs by 48 product terms by eight outputs. Open-Collector outputs are provided on the 93Z458 for use in wired-OR systems. The 93Z459 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW, i.e., a HIGH (logic "1") on the CS pin will disable all outputs.

The 93Z458 and 93Z459 both contain a test input line, two test product term lines and a test output line. These test fuses are accessed during both wafer sort and final test and used to assure high programmability and to guarantee DC parameters and AC performance.

The read function is identical to that of a conventional bipolar PLA. That is, a binary address is applied to inputs A_0 through A_{15} , the chip is selected, and the data is valid at the outputs after t_{AA} .

Programming is accomplished by following the sequence outlined in the *Programming Specifications* table.



Logic Relationships

Input Term

 A_n

n = 0, ..., 15, one of 16 inputs

Product Term

 $P_{m} = \pi_{0}^{15} \left(i_{n} A_{n} + j_{n} \overline{A}_{n} \right)$

 $m = 0, \dots 47$, one of 48 product terms

where:

a) $i_n = j_n = 1$ (both true and false programmed)

b) $i_n \neq j_n$ for programmed input (true or false line programmed)

c) $i_n = j_n = 0$ for Don't Care input (unprogrammed input)

 $F_r = \Sigma_0^{47} P_m$

r = 0, ..., 7, the OR function of the 48 product terms

Summing Term $S_r = \Sigma_0^{47} k_m P_m$

where $k_m = 0$ for product term inactive

k_m = 1 for product term active

				Ou	Output						
Mode	cs	F,	Sr	Active HIGH	Active LOW						
Read	L	Н	LHY	L H	H						
Disable	H H	X	X X	H (93Z458) High-Z (93Z459)	H (93Z458) High-Z (93Z459)						

H = HIGH Voltage Levels

By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

8 outputs total
$$O_1 = A_0 \overline{A}_6 A_{14} + \overline{A}_2 \overline{A}_{15} + \overline{A}_0 A_1 ... A_{15} + \overline{A}_8 A_{10} \overline{A}_{13}$$

$$O_{16} = Product Term$$

$$16 \text{ input terms max}$$

$$O_{16} = O_{16} O_{16}$$

L = LOW Voltage Levels

X = Don't Care

Programming

The 93Z458 and 93Z459 are delivered in an unprogrammed state, characterized by:

- · All vertical cells intact
- . All 8 output buffers in active LOW state
- All outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

Program Product Matrix

In the initial unprogrammed state the 48 AND gates of the product matrix are not connected. Programming the vertical cell located by the selection of an input line, An, and the mth AND gate includes the input term in the logic expression for the mth AND gate. If all vertical cells were programmed, the resulting logic expression for the AND gates would be $A_0\overline{A}_0A_1\overline{A}_1...A_{15}\overline{A}_{15}$. In the unprogrammed state, the logic expression for each AND gate is "1".

- · Program one input at a time.
- All unused inputs of programmed product terms are not required to be programmed.
- Inputs of unused product lines are not required to be programmed.
- Pin 18 (0₀) is in the read mode (open collector).
 Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.
- 1. Connect pin 14 (GND) to ground
- 2. Connect pin 28 (V_{CC}) to 6.5 V.
- Apply TTL levels to pins 10 through 13, 15, and 16 (0₇ through 0₂) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed (0₇ = LSB and 0₂ = MSB).
- 4 Apply +12.0 V to all input pins (A₀ through A₁₅).
- Apply the proper TTL level to an A_n input pin as follows (program one input at a time):
 - a. If the product term to be programmed contains the input term A_n (where n = 0 through 15), lower the A_n pin to a TTL LOW level.
 - b. If the product term to be programmed contains the input term $\overline{A_n}$, lower the $\overline{A_n}$ to a TTL HIGH level.

- 6 Connect pin 19 (CS) to 20V.
- Apply a programming current ramp to pin 1 (V_p) according to the Programming Specifications table.
- Repeat steps 4 through 7 for each input of the selected product term.
- Repeat steps 3 through 8 for all other product terms to be programmed.

Verify Product Matrix

- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V¹.
- 3. Connect pin 19 (CS) to a TTL HIGH level.
- Apply TTL levels to pins 10 through 13, 15, and 16 (0₇ through 0₂) to address an on-chip 1-of-48 decoder to select the product line to be read (0₇ = LSB and 0₂ = MSB).
- 5. Apply +12.0 V to all input pins (A₀ through A₁₅).
- Test the state of the A_n input as follows:
 - a. Lower the A_n pin to a TTL HIGH level and sense the voltage on pin 18 (0_n) .
 - b. Lower the A_n pin to a TTL LOW level and sense the voltage on pin 18 (0_0) .
- 7. The state of the A_n input is determined as follows:

	A _n = TTL HIGH	TTL	Condition of A _n for Selected Product Term
	Н	Η	Unprogrammed
Level at	Н	L	A _n in P-Term
Output 0 (notes 2.	L	Н	A _n in P-Term
3,4)	L	L	Both A_n and $\overline{A_n}$ in P-Term

- Repeat steps 5 through 7 for each input of the selected product term.
- Repeat steps 4 through 8 for all other product terms.

Notes

- When verifying each cell immediately after applying the current ramp, V_{CC} can be neld at 6.5V.
 The verification cycle (blank check or pattern check) must consist of two passes, one at V_{CC} = 6.5 V, one at V_{CC} = 4.5 V
- 2. 00 in this mode functions as an open-collector output
- 3. The table above is valid regardless of the polarity (active HIGH or active LOW) of θ_0
- 4 Pin 1 (Vp) should be either floating or grounded.

Program Summing Matrix

The inputs to the eight OR gates of the summing matrix are not connected in the unprogrammed state. Programming the vertical cell located by the selection of the mth AND gate and the nth summing line includes the product term P_m (the term programmed into the mth AND gate) in the logic expression for the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where n=0 through seven. If all the cells in the OR matrix were programmed, the resulting logic expression (sum of products) for the OR gates would be $P_0+P_1+P_2...+P_{47}$.

- · Program one output pin at a time.
- All unused product lines are not required to be programmed.
- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V.
- Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed (A₀ = LSB and A₅ = MSB).
- 4. Apply TTL HIGH level to pins 20 and 21 (A₁₅ and A_{1.1})
- 5. Connect the remaining input pins to + 12.0 V.
- 6. Connect pin 19 (CS) to 20 V.
- Apply a current ramp (see Programming Specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
- 8. Repeat for all outputs that are to be programmed.

Verify Summing Matrix

- 1. Connect pin 14 (GND) to ground.
- Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V.
- 3. Connect pin 19 (CS) to TTL LOW level.
- Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be verified (A₀ = LSB and A₅ = MSB).
- Apply a TTL HIGH level to pins 20 and 22 (A₁₅ and A₁₃).
- Connect the remaining input pins to +12.0 V.
- 7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

Output Reads (Note)	Vertical Cell
L	Unprogrammed (inactive)
Н	Unprogrammed (inactive) Programmed (active)

Note

The condition of the vertical cell can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

- 8. Repeat step 7 for all outputs to be verified.
- 9. Repeat for all product terms programmed.

Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state, follow the steps shown below:

Program one output at a time.

- Connect pin 14 (GND) to ground.
- Connect pin 28 (V_{CC}) to 6.5 V.
- Apply a TTL HIGH level to pins 4 through 9 (A₅ through A₀).
- 4. Apply a TTL HIGH level to pin 20 (A₁₅).
- 5. Connect the remaining input pins to +12.0 V.
- 6. Connect pin 19 (CS) to 20V.
- Apply a programming current ramp (see Programming Specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

Verify Output Polarity

- 1. Connect pin 14 (GND) to ground.
- 2. Connect pin 28 (V_{CC}) to 6.5 V or 4.5 V.
- 3. Connect pin 19 (CS) to a TTL LOW level.
- Apply a TTL HIGH level to pins 4 through 9 (A₅ through A₀).
- Apply a TTL HIGH level to pins 21 and 22 (A₁₄ and A₁₃).
- 6. Connect the remaining input pins to + 12.0 V.
- Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Output Reads	Output State
H	Active LOW Active HIGH

8. Repeat step 7 with $\rm V_{CC}$ at the LOW $\rm V_{CC}$ Read recommended value.

The table given below summarizes the full programming and verifying procedures.

Summary of Pin Voltages (Volts)

	Read	Program Product Matrix	Verify Product Matrix	Program Summing Matrix	Verify Summing Matrix	Program Output Polarity	Verify Output Polarity
Pin 1 (V _p)	***	*****	***	***	***	***	***
Pin 2 (A ₇)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 3 (A ₆)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 4 (A ₅)	TTL	12.0*	12.0*	TTL	TTL	TTLHIGH	TTLHIGH
Pin 5 (A ₄)	TTL	12.0*	12.0°	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 (A ₃)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 (A ₂)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8 (A ₁)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9 (A ₀)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 (0 ₇)	READ	TTL	TTL	****	READ	****	READ
Pin 11 (0 ₆)	READ	TTL	TTL	****	READ	****	READ
Pin 12 (0 ₅)	READ	TTL	TTL	****	READ	****	READ
Pin 13 (0 ₄)	READ	TTL	TTL	****	READ	****	READ
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 (0 ₃)	READ	TTL	TTL	****	READ	****	READ
Pin 16 (0 ₂)	READ	TTL	TTL	****	READ	****	READ
Pin 17 (0 ₁)	READ	**	**	****	READ	****	READ
Pin 18 (0 ₀)	READ	[READ	****	READ	****	READ
Pin 19 (CS)	TTL LOW	20.0	TTL HIGH	20.0	TTL LOW	20.0	TTL LOW
Pin 20 (A ₁₅)	TTL	12.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0
Pin 21 (A ₁₄)	TTL	12.0*	12.0*	TTLHIGH	12.0	12.0	TTL HIGH
Pin 22 (A ₁₃)	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH
Pin 23 (A ₁₂)	TTL	12.0*	12.0 ⁺	12.0	12.0	12.0	12.0
Pin 24 (A ₁₁)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 25 (A ₁₀)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 26 (A9)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 27 (A ₈)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 28 (Vcc)	5.0	6.5	6.5	6.5	6.5	6.5	6.5

^{*}For selection of input apply TTL HIGH or TTL LOW


[&]quot;Left open or TTL HIGH

[&]quot;Left open or grounded


^{****}Left open, TTL HIGH, or programming current ramp

^{*****}Programming current ramp

Product Matrix Programming Timing Diagram




Output Polarity Programming Timing Diagram



93Z458/93Z459

Summing Matrix Programming Timing Diagram



Note: Current Pulse programming may be used in place of Current Ramp programming. See pages 7-20 and 7-21

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments	
Power S	upply						
Vcc	Power Supply Voltage	6.4	6.5	6.6	V	Typical Icc at 6.5 V = 250 mA	
trvcc	Power Supply Rise Time(3)	0.2	2.0		μS		
trvcc	Power Supply Fall Time	0.2	2.0		μS		
ton	Vcc On Time	(1)				See Programming	
toff	V _{CC} Off Time	(2)				Timing Diagram	
	Duty Cycle for Vcc			50	0/0	ton/itoff + ton	

93Z458/93Z459

Programming Specifications (4) (Cont'd)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
Read Stro	be			1,	<u> </u>	
t _{dRBP}	Read Delay before Programming		3.0		μS	Initial Check
tw	Fuse Read Time		1.0		μS	
tavcc	Delay to V _{CC} Off		1.0		μS	
tdRAP	Delay to Read after Programming		3.0		μS	Verify
v _z	Input Level during Program & Verify	11.0	12.0	12.0	v	
Chip Sele	ct		<u> </u>		1	
V _{CSP}	Chip Select Programming Voltage	19.5	20.0	20.5	V	
I _{CSP}	Chip Select Program Current Limit	175	180	185	mA	
VIL	Input Voltage LOW	0	0	0.4	V	
V _{IH}	Input Voltage High	2.4	5.0	5.0	V	
t _{dCS}	Delay to Chip Deselect		1.0		μS	
t _{rCS}	Chip Select Pulse Rise Time	3.0	4.0		μS	
t _{dAP}	Delay to Chip Select Time	0.2	1.0		μS	
t _{iCS}	Chip Select Pulse Fall Time	0.1	0.1	1.0	μS	
Current R	атр				-	
I _{OPLP}	Programming Current Linear Point		10	20	mA	Point after which the pro- gramming current ramp must rise at a linear slew rate
I _{OP(max)}	Output Programming Current Point	155	160	165	mA	Apply current ramp to selected output
V _{OP(max)}	Output Programming Voltage Limit	24	25	26	V	
SR _{IOP}	Current Slew Rate	0.9	1.0	1.1	mA/μs	Constant after Linear Point
V _{PS}	Blow Sense Voltage	0.7			V	
t _{dBP}	Delay to Programming Ramp	2.0	3.0		μS	V _{CSP} must be at minimum specification
t _{LP}	Time to Reach Linear Point	0.2	1.0	10	μS	
t _{SS}	Program Sense Inhibit	2.0	3.0	10	μS	
t _{tP}	Time to Program Fuse	3.0		150	μS	
t _{hAP}	Programming Ramp Hold Time	1.4	1.5	1.6	μS	After fuse programs
t _{fIOP}	Program Ramp Fall Time		0.1	0.2	μs	
t _{SA}	Time to Address Setup	0.3	0.5		μS	

Notes

- Total time V_{CC} is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
 T_{OFF} is equal to or greater than t_{ON}
 Rise and fall times are from 10% to 90%

- 4. Reccommended programming temp. $T_{\mbox{\scriptsize A}}=+25\mbox{\rm °\,C}\pm10\mbox{\rm °\,C}.$

16 x 48 x 8 FPLA Program Table

	1	1	-1	1								_			Progr	am Ta	ible E	ntries											
			- [Input	Varia	ble							tput F								Output	Activ	e Lev	/el		_
		-		Ì	An		Ān		lm	mater	ıal			oduc resen					ct Tei sent i			,	Active HIGH				Acti	ve N	
		-	-	1	н	1	L	1	-	(dast	1)			Α					eriod)				Н				L		
					Note Enter (—)	lor u	nused	input	s of u	sed P	term	3 1							olarity sed P			oları	ty pro (L) fo						
탈					-						Pr	_	t Teri					-			1-/		(2) (0			Leve			
This Portion to be Completed by Fairchild														ariab	le														
ű.	-	1	-		No.	1	1 4	1	1	1	0	9	8	7	6	5	4	١.			0	_	-	Out 5	put F	uncti	on 2		го
Ď	ŀ	-			0	5	-	3	2	├	٠	9	ا	<u> </u>	۳	9	1	3	2	1	-	7	6	-	-	3	-	1	
ě			-		1					_		\vdash	Ι	_	_		- -	t		 -							-	Γ	\vdash
Ē	ŀ		-	Ì	2																								
ပိ		- [- [3			L.										L.									lacksquare		
8	-		-		4	<u> </u>	<u> </u>		<u> </u>	_		ļ	<u> </u>	_			—		L.	₩				<u> </u>	<u> </u>		└	<u> </u>	Ш
ş		ł	-		5 6	-			-	-			-		_		├	-		├	\vdash		-	-	<u> </u>		\vdash	\vdash	Н
ĝ		1	-		7	\vdash		 	-	├─			\vdash		-	_	 				\vdash				\vdash		\vdash	\vdash	\vdash
õ		##			8	_		<u> </u>					<u> </u>																
ž				-	9																								
-	1	Customer Symbolized Parl			10		_		<u> </u>	\Box		<u> </u>	ļ		L		<u> </u>	-	ļ				L	L	L	L	<u> </u>		$oxed{oxed}$
	Į.	Ize	-		11			ļ				_	ļ				 	├		├		-	-		ļ	L	├	<u> </u>	\vdash
	- [оđг	ا ا		12	┢	├	├	 	-	_	├─	├─		<u> </u>		├-	├		├	├				<u> </u>		├──	├─┤	
	1	Sy	9ive	ď	14	\vdash	\vdash	 		-	-	┢			H-		 	 		 				-			 	┌──	\vdash
	ŝ	Jer	ĕ	e	15																								
	CF (XXXX).	stor	Date Received	Comments	16																								
	<u>-</u>	ů	Da	ပိ	17							<u> </u>						L	<u> </u>		ļ				<u> </u>		<u> </u>		
					18	₩.				<u> </u>		ļ		<u> </u>	ļ	L		!	-		<u> </u>	<u> </u>			<u> </u>			 	\vdash
	- }		-	1	19	-		├	 	-				<u> </u>		<u> </u>	-		-									 	\vdash
		-			21	\vdash	\vdash	†		<u> </u>	<u> </u>	\vdash	<u> </u>						†	 	-	-		-				— ·	
İ	1	-1	-1	ŀ	22																								
	Į	-	Į		23														L										
	- [24	-	<u> </u>	<u> </u>			<u> </u>	<u> </u>		├		<u> </u>	-	.	—	├	├					<u> </u>	ļ	├	\vdash
1	ł	1	-	١	25 26	-	₩-	-	┢	┝	├	├	_	├—	-		 	 	-	├-	-		-				-	┯	├─┤
			-	Date	27	-	 -	 	-		<u> </u>	_			_	-	\vdash				<u> </u>		\vdash	\vdash			1	\vdash	Н
	- 1	1	-	ĭ	28	_	†	<u> </u>																					
1	l				29																								
	-				30		 	ļ	<u> </u>	<u> </u>	_	<u> </u>	↓	_		<u> </u>		₩	-		<u> </u>	_	├	_		_	-	—	\vdash
					31	₩	├	├	-	-	├			├		<u> </u>	-	┼	+ -		 -	-	├		-	-	-	├—	
					32		 	├	-	 	\vdash	\vdash			\vdash	-	\vdash	\vdash		-	\vdash	\vdash	\vdash	\vdash	\vdash	\vdash	\vdash	\vdash	$\vdash\vdash$
1	- 1	1	- 1		34	_	┼	┰	<u> </u>		\vdash			\vdash	\vdash	 	-	1	<u> </u>		<u> </u>							\vdash	М
-		1	- [Rev	35																	<u> </u>							
-	Ì	1]	Œ.	36															<u> </u>									
-	-	l	- 1		37		├	┞	<u> </u>		<u> </u>		ļ	ļ		<u> </u>	₩		ļ	<u> </u>	<u> </u>	_	<u> </u>	_		<u> </u>			
					38 39	_					-			-		-	├	├	├	-	-		-	_	-	<u> </u>		—	
1	-	1			40	 	 	\vdash	\vdash		\vdash			 	_	-	 	 	\vdash	 	 	\vdash	 		-	\vdash	 	 	$\vdash \vdash$
					41					L								L.	L										
	1		arts		42																								
12	#	#	Pe	#	43		L			_	L	<u></u>			L		<u> </u>	\vdash			ļ	<u> </u>	Ļ	ļ	ļ	<u> </u>	↓	<u> </u>	
tomer Name	chase Order	rchild Device #	al Number of Parts_	p e	44	 	├ —	⊢ −	<u> </u>	₩-	-	<u> </u>	-	-		\vdash	-	 	-	\vdash	\vdash		\vdash	-	-	-	-	\vdash	$\vdash\vdash$
Z	0	3 De	Ē	T.	45 46	\vdash	\vdash	-	-	-	\vdash	_			-	\vdash	-	+	+	+		<u> </u>	 	-	 	 	 	\vdash	\vdash
ě	has	ş	ž	Гап	47	\vdash	\vdash	† –	 	 	<u> </u>					 		1	<u> </u>	t								\vdash	М
	ü	×	æ	0						_				_				•									•		

^{*}Input and Output fields of unused P-terms can be left blank

DC Performance Characteristics: Over guaranteed operating ranges unless otherwise noted

Symbol	Characteristic	Min	Typ(1)	Max	Unit	Condition				
VIL	Input LOW Voltage			0.8	٧	Guaranteed In	put LOW Voltage for All Inputs			
ViH	Input HIGH Voltage	2.0			٧	Guaranteed Input HIGH Voltage for All Inc				
Vic	Input Clamp Diode Voltage			-1.2	٧	V _{CC} = Min. I _{IN}	=-18 mA			
Vol	Output LOW Voltage		0.30	0.45	٧	Vcc = Min, loL	= 16 mA			
Vон	Output HIGH Voltage (93Z459 only)	2.4			٧	V _{CC} = Min, I _{OH} = -2.0 mA				
IIL	Input LOW Current		-120	-250	μА	V _{CC} = Max, V _{IL}	= 0.45 V			
Iн	Input HIGH Current			40	μΑ	V _{CC} = Max. V _I -	H = 2.4 V			
Іонг	Output Leakage Current for High Impedance State (93Z459 only)			50 -50	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	0°C to +75°C			
Іонг	Output Leakage Current for High Impedance State (93Z459 only)			100 -100	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	−55°C to +125°C			
ICEX	Output Leakage Current (93Z458 only)			50	μΑ	V _{CC} = 5.25 V, V 0° C to +75° C	/ _{CEX} = 4.95 V. Chip Deselected			
ICEX	Output Leakage Current (93Z458 only)			150	μΑ	V _{CC} = 5.5 V, V _C -55°C to +125	CEX = 5.2 V. °C Chip Deselected			
los	Output Short-Circuit Current (93Z459 only)	-15	-35	-90	mA	V _{CC} = Max, V _O = 0 V, Note 2				
Icc	Power Supply Current			170	mA	V _{CC} = Max, Ch	nip Selected,			
Cin	Input Pin Capacitance (3)		4.0		pF	$V_{CC} = 5.0 \text{ V}, V_{IN} = 2.0 \text{ V}, f = 1.0 \text{ MHz}, \overline{CS} = V_{IH}$				
Co	Output Pin Capacitance (3)		7.0		ρF	$V_{CC} = 5.0V, V_{C}$	$_{\rm O} = 2.0 \text{ V, f} = 1.0 \text{ MHz, } \overline{\rm CS} = {\rm V_{HH}}$			

Commercial

AC Performance Characteristics: $V_{CC} = 5.0 \ \underline{V} \pm 5\%$, $\underline{GND} = 0 \ V$, $T_{C} = 0^{\circ} C \ to + 75^{\circ} C$

Symbol	Characteristic	Max	Unit	Condition
t _{AA}	Address to Output Access Time	45	ns	See AC Output Load
t _{ACS}	Chip Select to Output Access Time	30	ns	See AC Output Load
t _{CD}	Chip Select to Output Disable Time	30	ns	See AC Output Load

Notes on following page

Military

AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V. $T_{C} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

Symbol	Characteristic	Max	Unit	Condition
taa	Address to Output Access Time	65	ns	See AC Test Output Load
tacs	Chip Select to Output Access Time	30	ns	See AC Test Output Load
t _{CD}	Chip Select to Output Disable Time	30	ns	See AC Test Output Load

- 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_{C} = +25 ^{\circ}\text{C}$ and maximum loading.
- 2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second
- 3. These parameters are not 100% tested, but are checked during initial design and during design changes.

Fig. 1 AC Test Loads




Fig. 3 Read Mode Timing






Fig. 2 Chip Select Timing



Ordering Information



Packages

D = Ceramic DIP

F = Flatpak

L = Leadless Chip Carrier

P = Plastic DIP

Temperature Ranges

C = 0°C to +75°C

 $M = -55^{\circ}C$ to $+125^{\circ}C$

Optional Processing

QB = Mil Std 883

Method 5004 & 5005, Level B

QR = Commercial Device with

160 Hour Burn In or Equivalent