# 74LVC1G17

# Single Schmitt trigger buffer Rev. 8 — 20 September 2011

**Product data sheet** 

#### 1. **General description**

The 74LVC1G17 provides a buffer function with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined outputs.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

#### 2. **Features and benefits**

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- $\pm$  24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Unlimited rise and fall times
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C



### 3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74LVC1G17GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1				
74LVC1G17GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753				
74LVC1G17GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	SOT886				
74LVC1G17GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891				
74LVC1G17GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 $\times$ 1.0 $\times$ 0.35 mm	SOT1115				
74LVC1G17GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 $\times$ 1.0 $\times$ 0.35 mm	SOT1202				


### 4. Marking


Table 2. Marking codes

Type number	Marking[1]
74LVC1G17GW	VJ
74LVC1G17GV	V17
74LVC1G17GM	VJ
74LVC1G17GF	VJ
74LVC1G17GN	VJ
74LVC1G17GS	VJ

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.


### 5. Functional diagram





### 6. Pinning information

#### 6.1 Pinning



### 6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description	
	SOT353-1, SOT753	SOT886, SOT891, SOT1115, SOT1202		
n.c.	1	1, 5	not connected	
Α	2	2	data input	
GND	3	3	ground (0 V)	
Υ	4	4	data output	
V <sub>CC</sub>	5	6	supply voltage	

### 7. Functional description

Table 4. Function table[1]

Input	Output
A	Υ
L	L
H	Н

[1] H = HIGH voltage level; L = LOW voltage level

### 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
$V_{I}$	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	Active mode	[ <u>1][2]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	[ <u>1][2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[3]</u> _	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	$V_{CC}$	V
		V <sub>CC</sub> = 0 V; Power-down mode	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

### 10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
•	40 °C to +85 °C	- Conditions		. <b> </b>	max	Jilit
$V_{OH}$	HIGH-level output voltage	$V_I = V_{T+}$ or $V_{T-}$				
		$I_O = -100~\mu\text{A};~V_{CC} = 1.65~V$ to 5.5 $V$	V <sub>CC</sub> - 0.1	-	-	V
		$I_{O} = -4$ mA; $V_{CC} = 1.65$ V	1.2	-	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	-	-	V
		$I_O = -32$ mA; $V_{CC} = 4.5$ V	3.8	-	-	V
74LVC1G17		All information provided in this document is subject to legal disclaimers.			© NXP B.V. 2011. All	rights reserved.

<sup>[2]</sup> When  $V_{CC} = 0 \text{ V}$  (Power-down mode), the output voltage can be 5.5 V in normal operation.

<sup>[3]</sup> For TSSOP5 and SC-74A packages: above 87.5 °C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K. For XSON6 package: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

**Table 7. Static characteristics** ...continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Uni
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{T+}$ or $V_{T-}$				
		$I_{O}$ = 100 $\mu$ A; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND}$ ; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	±0.1	±5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{I}$ or $V_{O} = 5.5 \text{ V}$ ; $V_{CC} = 0 \text{ V}$	-	±0.1	±10	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 1.65 V to 5.5 V; I <sub>O</sub> = 0 A	-	0.1	10	μΑ
Δl <sub>CC</sub>	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 2.3 \text{ V} \text{ to } 5.5 \text{ V}; \text{ per pin}$	-	5	500	μА
Cı	input capacitance		-	5	-	pF
T <sub>amb</sub> = -	40 °C to +125 °C					
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{T+}$ or $V_{T-}$				
		$I_O = -100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> – 0.1	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	V
		$I_{O} = -8$ mA; $V_{CC} = 2.3$ V	1.7	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V
		$I_{O} = -24$ mA; $V_{CC} = 3.0$ V	2.0	-	-	V
		$I_{O} = -32$ mA; $V_{CC} = 4.5$ V	3.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{T+}$ or $V_{T-}$				
		$I_O = 100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.7	V
		$I_{O}$ = 8 mA; $V_{CC}$ = 2.3 V	-	-	0.45	V
		$I_{O}$ = 12 mA; $V_{CC}$ = 2.7 V	-	-	0.6	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND}$ ; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	±100	μΑ
l <sub>OFF</sub>	power-off leakage current	$V_{I}$ or $V_{O} = 5.5 \text{ V}$ ; $V_{CC} = 0 \text{ V}$	-	-	±200	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 1.65 V to 5.5 V; I <sub>O</sub> = 0 A	-	-	200	μА
Δl <sub>CC</sub>	additional supply current	per pin; $V_I = V_{CC} - 0.6 \text{ V}$ ; $I_O = 0 \text{ A}$ ; $V_{CC} = 2.3 \text{ V}$ to 5.5 V	-	-	5000	μА

<sup>[1]</sup> All typical values are measured at maximum  $V_{CC}$  and  $T_{amb}$  = 25 °C.


Table 8. Transfer characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).


Symbol	Parameter	Conditions	-40	–40 °C to +85 °C			+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
$V_{T+}$	positive-going	see Figure 7 and Figure 8		1		'	1	
	threshold voltage	V <sub>CC</sub> = 1.8 V	0.82	1.0	1.14	0.79	1.14	V
		V <sub>CC</sub> = 2.3 V	1.03	1.2	1.40	1.00	1.40	V
		V <sub>CC</sub> = 3.0 V	1.29	1.5	1.71	1.26	1.71	V
		V <sub>CC</sub> = 4.5 V	1.84	2.1	2.36	1.81	2.36	V
		$V_{CC} = 5.5 \text{ V}$	2.19	2.5	2.79	2.16	2.79	V
$V_{T-}$	negative-going	see Figure 7 and Figure 8						
	threshold voltage	V <sub>CC</sub> = 1.8 V	0.46	0.6	0.75	0.46	0.78	V
		V <sub>CC</sub> = 2.3 V	0.65	0.8	0.96	0.65	0.99	V
		V <sub>CC</sub> = 3.0 V	0.88	1.0	1.24	0.88	1.27	V
		V <sub>CC</sub> = 4.5 V	1.32	1.5	1.84	1.32	1.87	V
		V <sub>CC</sub> = 5.5 V	1.58	1.8	2.24	1.58	2.27	V
V <sub>H</sub>	hysteresis voltage	see <u>Figure 7</u> , <u>Figure 8</u> and <u>Figure 9</u>						
		V <sub>CC</sub> = 1.8 V	0.26	0.4	0.51	0.19	0.51	V
		$V_{CC} = 2.3 \text{ V}$	0.28	0.4	0.57	0.22	0.57	V
		$V_{CC} = 3.0 \text{ V}$	0.31	0.5	0.64	0.25	0.64	V
		$V_{CC} = 4.5 \text{ V}$	0.40	0.6	0.77	0.34	0.77	V
		V <sub>CC</sub> = 5.5 V	0.47	0.6	0.88	0.41	0.88	V

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

### 10.1 Transfer characteristic waveforms



### Single Schmitt trigger buffer



### 11. Dynamic characteristics

#### Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	A to Y; see Figure 10	[2]						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	4.1	11.0	1.0	14.0	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	2.8	6.5	0.7	8.5	ns
		V <sub>CC</sub> = 2.7 V		0.7	3.2	6.5	0.7	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		0.7	3.0	5.5	0.7	7.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.7	2.2	5.0	0.7	6.5	ns
$C_{PD}$	power dissipation capacitance	$V_I = GND \text{ to } V_{CC};$ $V_{CC} = 3.3 \text{ V}$	[3]	-	16.6	-	-	-	pF

- [1] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}{}^2 \times f_o)$  = sum of outputs.

### 12. Waveforms




Measurement points are given in Table 10.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 10. The input A to output Y propagation delay times

Table 10. Measurement points

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>



Test data is given in Table 11.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.


 $V_{EXT}$  = External voltage for measuring switching times.

Fig 11. Test circuit for measuring switching times

Table 11. Test data

Supply voltage	Input		Load	V <sub>EXT</sub>	
V <sub>CC</sub>	VI	$t_r = t_f$	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open

## 13. Application information



Linear change of  $V_I$  between 0.8 V to 2.0 V.


- (1) Positive-going edge.
- (2) Negative-going edge.

Fig 12. Average supply current as a function of supply voltage

### 14. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	HE	L	Lp	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
	MO-203	SC-88A			<del>-00-09-01</del> 03-02-19	
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	

Fig 13. Package outline SOT353-1 (TSSOP5)

74LVC1G17

#### Plastic surface-mounted package; 5 leads

**SOT753** 




Fig 14. Package outline SOT753 (SC-74A)

74LVC1G17

Product data sheet




Fig 15. Package outline SOT886 (XSON6)




Fig 16. Package outline SOT891 (XSON6)

74LVC1G17




Fig 17. Package outline SOT1115 (XSON6)

74LVC1G17 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Fig 18. Package outline SOT1202 (XSON6)

74LVC1G17

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Single Schmitt trigger buffer

### 15. Abbreviations

#### Table 12. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

### 16. Revision history

### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G17 v.8	20110920	Product data sheet	-	74LVC1G17 v.7
Modifications:	<ul> <li>Conditions</li> </ul>	for HIGH-level output voltag	e and LOW-level outpu	t voltage changed (errata).
74LVC1G17 v.7	20101110	Product data sheet	-	74LVC1G17 v.6
Modifications:	<ul> <li>Added type</li> </ul>	number 74LVC1G17GN (S	OT1115 / XSON6 packa	age).
	<ul> <li>Added type</li> </ul>	number 74LVC1G17GS (Se	OT1202 / XSON6 packa	age).
74LVC1G17 v.6	20070827	Product data sheet	-	74LVC1G17 v.5
74LVC1G17 v.5	20061006	Product data sheet	-	74LVC1G17 v.4
74LVC1G17 v.4	20041130	Product specification	-	74LVC1G17 v.3
74LVC1G17 v.3	20041018	Product specification	-	74LVC1G17 v.2
74LVC1G17 v.2	20040407	Product specification	-	74LVC1G17 v.1
74LVC1G17 v.1	20040324	Product specification	-	-

### 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed,

authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC1G17

NXP Semiconductors 74LVC1G17

### Single Schmitt trigger buffer

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

**NXP Semiconductors** 

# 74LVC1G17

### Single Schmitt trigger buffer

### 19. Contents

1	General description
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 4
10.1	Transfer characteristic waveforms 6
11	Dynamic characteristics
12	Waveforms
13	Application information9
14	Package outline
15	Abbreviations
16	Revision history
17	Legal information
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks
18	Contact information 18
19	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.