TOSHIBA MOS MEMORY PRODUCTS

TC541000P/F-20, -25 TC541001P/F-20, -25

DESCRIPTION

The TC541000P/F and TC541001P/F are 131,072 word \times 8 bit one time programmable read only memory, and molded in a 32 pin plastic package.

The access time of TC541000P/F and TC541001P/F are 200ns/250ns and has low power standby mode which reduces the power dissipation without increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TC571000D/ TC571001D's. Once programed, the TC541000P/F and TC541001P/F can not be erased because of using plastic DIP without transparent window.

FEATURES

 Peripheral circuit: CMOS Memory cell

· Fast access time

TC541000P/F-20/TC541001P/F-20: 200ns · Input and output TTL compatible

· Low power dissipation

Active: 30mA/5.0MHz Standby: 100µA (Ta≃85°C)

Single 5V power supply

• Wide operating temperature range: -40~85°C

· Full static operation

• High speed programming operation: $t_{\mbox{PW}}$ 0.1ms

TC541000P/F-25/TC541001P/F-25: 250ns · JEDEC standard 32 pin: TC541000P

• 1M MROM compatible : TC541001P

TC541000P/TC541001P:

Standard 32 pin DIP plastic package


• TC541000F/TC541001F: Plastic flat package

PIN CON	NECTION (T	OP VIEW)			
VPP 01 A16 02 A15 03 A12 04 A7 05 A6 06 A5 07 A4 08 A3 09 A2 010 A1 011 A0 012 D0 013 D1 014 D2 015	32 D VCC 31 D PGM 30 D NC 29 D A14 28 D A13 27 D A8 26 D A9 25 D A11 24 D OE 23 D A10 22 D CE 21 D D7 20 D D6 19 D D5 18 D D4	VPP 1 OE 2 A15 03 A12 04 A7 05 A6 06 A5 07 A4 08 A3 09 A2 010 A1 011 A0 012 D0 013 D1 014 D2 015	32 VCC 31 PCM 30 DNC 29 DA14 28 DA13 27 DA8 26 DA9 25 DA11 24 DA16 23 DA10 22 DCE 21 DD7 20 DD6 19 DD5 18 DD4	(Refer A15 1 A12 2 A7 3 A6 4 A5 55 A4 66 A3 7 A2 8 A1 9 A0 10 D0 11 D1 12 D2 113 GND 114	28 D VCC 27 D A1 4 26 D A13 25 D A8 24 D A9 23 D A11 22 D A16 21 D A10 20 D CE 19 D D 7 18 D D 6 17 D D 5 16 D D 4 15 D D 3
GND [16 TC541	17 DD3 000P/F	GND [16 TC5410	17 DD3	(1M Ma TC 531	sk ROM

PIN NAMES

A0∿ A16	Address Inputs
D0 ~ D7	Outputs (Inputs)
ĈĒ	Chip Enable Inputs
ŌĒ	Output Enable Input
PGM	Program Control Input
v _{CC}	V _{CC} Supply Voltage
VPP	Program Supply Voltage
GND	Ground
NC	No Connection

BLOCK DIAGRAM



MODE SELECTION

MODE	PGM	Œ	ŌĒ	VPP	v _{CC}	00 ∿ 07	POWER
Read	Н	L	L			Data Out	Active
Output Deselect	*	**	Н	5 V	5V	High Impedance	VCCIAE
Standby	*	H	*	1		High Impedance	Standby
Program	L	L	Н			Data In	
Program Inhibit	*	H	*	12.75V	6.25V	High Impedance	
Lingiam imminic	Н	L	H	112.75	0.25	High Impedance	Active
Program Verify	Н	L	L			Data Out	

^{*:} H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VCC	V _{CC} Power Supply Voltage	-0.6 ~7.0	v
VPP	Program Supply Voltage	-0.6 √14.0	v
VIN	Input Voltage	-0.6 ~7.0	v
VI/O	Input/Output Voltage	-0.6 ∿ V _{CC} +0.5	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature • Time	260 · 10	°C•sec
TSTRG	Storage Temperature	-65 √125	°C
TOPR	Operating Temperature	-40 ~85	°C

Britania de la composição de la composição

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +0.3	
AIL	Input Low Voltage	-0.3	-	0.8	1
vcc	V _{CC} Power Supply Voltage	4.75	5.00	5.25]
V _{PP}	Vpp Power Supply Voltage	V _{CC} -0.6	v _{CC}	V _{CC} +0.6	

D.C. and OPERATING CHARACTERISTICS ($T_{a=-40} \sim 85$ °C, $V_{CC}=5V\pm5\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~V _{CC}		-	-	±10	μA
I _{CC01}	0	CE=0V	f=5.0MHz	-	-	30	mA.
I _{CC} 02	Operating Current	I _{OUT} =0mA	f=1MHz	_	-	10	III.ZS.
Iccs1	Chandles Command	CE=VIH		-	-	1	mA
I _{CCS2}	Standby Current	<u>CE</u> =V _{CC} -0.2	V	_	-	100	μA
v _{OH}	Output High Voltage	I _{OH} =-400μA		2.4	_	-	v
v_{OL}	Output Low Voltage	I _{OL} =2.1mA		-	-	0.4	v
I _{PP1}	Vpp Current	Vpp=Vcc±0.6V		-	_	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~V _{CC}		ı	-	±10	μA

A.C. CHARACTERISTICS ($Ta=-40 \sim 85$ °C, $V_{CC}=5V\pm 5\%$, $V_{PP}=V_{CC}\pm 0.6V$)

SYMBOL	PARAMETER	TC541000P-20 TC541000F-20	/TC541001P-20 /TC541001F-20	TC541000P-25, TC541000F-25,	TC541001P-25 TC541001F-25	UNIT
		MIN.	MAX.	MIN.	MAX.	
tACC	Address Access Time		200	_	250	
^t CE	CE to Output Valid	-	200	-	250	
t _{OE}	OE to Output Valid	-	70	_	100	
tPGM	PGM to Output Valid	_	70	_	100	
tDF1	CE to Output in High-Z	0	60	0	90	ns
t _{DF2}	OE to Output in High-Z	0	60	0	90	
t _{DF3}	PGM to Output in High-Z	0	60	0	90	
t _{OH}	Output Data Hold Time	0	_	0	-	<u> </u>

A.C. TEST CONDITIONS

Output Load : 1 TTL Gate and C_L =100pF

Input Pulse Rise and Fall Times : 10ns Max.


Input Pulse Levels : 0.45V to 2.4V

Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	VIN=OV	-	4	8	- T
COUT	Output Capacitance	VOUT=0V	-	10	12	pF

TIMING WAVEFORMS (READ)



^{*} This parameter is periodically sampled and is not 100% tested.

HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
AIH	Input High Voltage	2.2	-	V _{CC} +1.0	
VIL	Input Low Voltage	-0.3	-	0.8	.,
v _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50] '
V _{PP}	Vpp Power Supply Voltage	12.50	12.75	13.00]

1945 - Control of the Control of the

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ~ V _{CC}	_	1	±10	μA
VOН	Output High Voltage	I _{OH} =-400μA	2.4	_	-	v
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	_	-	0.4	v
Icc	V _{CC} Supply Current	_	-	_	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-		50	mΑ

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25v, V_{PP}=12.75±0.25v)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2			μs
t _{AH}	Address Hold Time	-	2	-	-	μs
tCES	CE Setup Time	_	2		-	μs
^t CEH	CE Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	_	-	μs
t _{DH}	Data Hold Time	_	2	-	-	μs
tvs	V _{PP} Setup Time	-	2		-	μs
t _{PW}	Program Pulse Width	_	0.095	0.1	0.105	ms
t _{OE}	OE to Output Valid	_	-	-	100	ns
t _{DF2}	OE to Output in High-Z	CE=VIL	-	-	90	ns

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and $C_{\rm L}$ (100pF)


•Input Pulse Rise and Fall Time : 10ns Max.

• Input Pulse Levels : 0.45V and 2.4V

•Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

HIGH SPEED PROGRAM OPERATION

TIMING CHART



Note: 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .

- 2. Removing the device from socket and setting the device in socket with $V_{\rm PP}$ =12.75V may cause permanent damage to the device.
- 3. The $V_{\rm PP}$ supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TC541000P/F/TC541001P/F's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

		PGM	CE	ŌĒ	v _{PP}	v _{cc}	00 ∿ 07	POWER
READ	Read	Н	L	L			Data Out	4 - 4
OPERATION	Output Deselct	*	*	Н	5 V	5 V	High Impedance	Active
(Ta=-40\85°C)	Standby	*	Н	*			High Impedance	Standby
	Program	L	L	Н			Data In	
PROGRAM OPERATION	Program Inhibit	*	Н	*	12.75V	6.25V	High Impedance	
(Ta=25±5°C)	I TOGIAM IMMIDIC	Н	L	н	12.75	0,234	High Impedance	Active
	Program Verify	H	L	L			Data Out]

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

READ MODE

The TC541000P/F/TC541001P/F has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) and the program control (\overline{PGM}) control the output buffers, independent of device selection.

Assuming in that $\overline{\text{CE}}=\overline{\text{OE}}=\text{V}_{\text{IL}}$ and $\overline{\text{PGM}}=\text{V}_{\text{IH}}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (tce) is equal to the address access time (tacc).

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IL}}$, $\overline{\text{PGM}}=\text{V}_{\text{IH}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

And assuming that $\overline{CE}=\overline{OE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{\mathrm{IH}}$ or $\overline{OE}=V_{\mathrm{IH}}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line.

When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC541000P/F/TC541001P/F has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC541000P/F/TC541001P/F is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC541000P/F/TC541001P/F are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC541000P/F/TC541001PF can be programmed any location at anytime —— either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} and $\overline{\text{PGM}}$ at $\text{V}_{\text{IH}}.$

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{PP} terminal, a high level $\overline{\text{CE}}$ or $\overline{\text{PGM}}$ input inhibits the TC541000P/F/TC541001P/F from being programmed. Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ or $\overline{\text{PGM}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ of the desired device only and TTL high level signal is applied to the other devices.

经现在最初的基本证明的是正常的证明的证明的证明的证明的证明的

HIGH SPEED PROGRAM OPERATION


The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the $V_{\rm PP}$ terminal with $V_{\rm CC}$ =6.25V and $\overline{\rm PGM}$ = $V_{\rm IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

HIGH SPEED PROGRAM OPERATION



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC541000P/F/TC541001P/F which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC541000P/F/TC541001P/F by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC541000P/F/TC541001P/F.

SIGNATURE	PINS	Α0	07	06	05	04	03	02	01	00	HEX. DATA
Manufacture Code		AIL	1	0	0	1	1	0	0	0	98
Device Code	TC541000P/F	VTH	1	0	0	0	0	1	1	0	86
	TC541001P/F		0	0	0	0	0	1	1	1	07


Notes: $A9=12V\pm0.5V$

A1 ~A8, A10 ~A16, CE, OE=VIL


PGM=V_{TH}

OUTLINE DRAWINGS

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is $0.15\,\mathrm{mm}$.



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.