

TOSHIBA MOS MEMORY PRODUCTS

TC541000P/F-20, -25
TC541001P/F-20, -25

[illegible]


The TC541000P/F and TC541001P/F are 131,072 word \times 8 bit one time programmable read only memory, and molded in a 32 pin plastic package.

The access time of TC541000P/F and TC541001P/F are 200ns/250ns and has low power stand-by mode which reduces the power dissipation without increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TC571000D/TC571001D's. Once programed, the TC541000P/F and TC541001P/F can not be erased because of using plastic DIP without transparent window.

FEATURES


- Peripheral circuit: CMOS
- Memory cell : N-MOS
- Fast access time
 - TC541000P/F-20/TC541001P/F-20: 200ns
 - TC541000P/F-25/TC541001P/F-25: 250ns
- Low power dissipation
 - Active : 30mA/5.0MHz
 - Standby: 100 μ A (Ta=85°C)
- Single 5V power supply
- Wide operating temperature range: -40~85°C
- Full static operation
- High speed programming operation: t_{pw} 0.1ms
- Input and output TTL compatible
- JEDEC standard 32 pin: TC541000P
- 1M MROM compatible : TC541001P
- TC541000P/TC541001P:
 - Standard 32 pin DIP plastic package
- TC541000F/TC541001F: Plastic flat package

PIN CONNECTION (TOP VIEW)



TC541000P/F

TC541001P/F




(1M Mask ROM)
TC531000P

PIN NAMES	
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

AO ~ A16	Address Inputs
DO ~ D7	Outputs (Inputs)
\overline{CE}	Chip Enable Inputs
\overline{OE}	Output Enable Input
\overline{PGM}	Program Control Input
VCC	VCC Supply Voltage
VPP	Program Supply Voltage
GND	Ground
NC	No Connection

TC54100P/F-20, -25 **TC541001P/F-20, -25**

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	PGM	CE	OE	V _{PP}	V _{CC}	00 ~ 07	POWER
Read	H	L	L	5V	5V	Data Out	Active
Output Deselect	*	*	H			High Impedance	
Standby	*	H	*			High Impedance	Standby
Program	L	L	H	12.75V	6.25V	Data In	Active
Program Inhibit	*	H	*			High Impedance	
	H	L	H			High Impedance	
Program Verify	H	L	L			Data Out	

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _d	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T _{STRG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

TC541000P/F-20, -25

TC541001P/F-20, -25

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC}+0.3$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	
V_{CC}	V_{CC} Power Supply Voltage	4.75	5.00	5.25	
V_{PP}	V_{PP} Power Supply Voltage	$V_{CC}-0.6$	V_{CC}	$V_{CC}+0.6$	

D.C. and OPERATING CHARACTERISTICS ($T_a=-40 \sim 85^\circ\text{C}$, $V_{CC}=5V \pm 5\%$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	± 10	μA
I_{CC01}	Operating Current	$\overline{CE}=0V$	$f=5.0\text{MHz}$	-	30	mA
I_{CC02}		$I_{OUT}=0\text{mA}$				
I_{CCS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	1	mA
I_{CCS2}		$\overline{CE}=V_{CC}-0.2V$	-	-	100	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
I_{PP1}	V_{PP} Current	$V_{PP}=V_{CC} \pm 0.6V$	-	-	± 10	μA
I_{LO}	Output Leakage Current	$V_{OUT}=0.4V \sim V_{CC}$	-	-	± 10	μA

A.C. CHARACTERISTICS ($T_a=-40 \sim 85^\circ\text{C}$, $V_{CC}=5V \pm 5\%$, $V_{PP}=V_{CC} \pm 0.6V$)

SYMBOL	PARAMETER	TC541000P-20/TC541001P-20 TC541000F-20/TC541001F-20		TC541000P-25/TC541001P-25 TC541000F-25/TC541001F-25		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	-	200	-	250	ns
t_{CE}	\overline{CE} to Output Valid	-	200	-	250	
t_{OE}	\overline{OE} to Output Valid	-	70	-	100	
t_{PGM}	\overline{PGM} to Output Valid	-	70	-	100	
t_{DF1}	\overline{CE} to Output in High-Z	0	60	0	90	
t_{DF2}	\overline{OE} to Output in High-Z	0	60	0	90	
t_{DF3}	\overline{PGM} to Output in High-Z	0	60	0	90	
t_{OH}	Output Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS

Output Load : 1 TTL Gate and $C_L=100\text{pF}$
Input Pulse Rise and Fall Times : 10ns Max.
Input Pulse Levels : 0.45V to 2.4V
Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V


TC541000P/F-20, -25 **TC541001P/F-20, -25**

CAPACITANCE* ($T_a=25^{\circ}\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	8	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	10	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TC541000P/F-20, -25

TC541001P/F-20, -25

HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	100	ns
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	-	-	90	ns


A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC541000P/F-20, -25 **TC541001P/F-20, -25**

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note: 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.
2. Removing the device from socket and setting the device in socket with Vpp=12.75V may cause permanent damage to the device.
3. The Vpp supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TC541000P/F/TC541001P/F's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

		$\overline{\text{PGM}}$	$\overline{\text{CE}}$	$\overline{\text{OE}}$	V_{PP}	V_{CC}	00 ~ 07	POWER
READ OPERATION ($T_a = -40 \sim 85^\circ\text{C}$)	Read	H	L	L	5V	5V	Data Out	Active
	Output Deselect	*	*	H			High Impedance	
	Standby	*	H	*			High Impedance	Standby
PROGRAM OPERATION ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	L	H	12.75V	6.25V	Data In	Active
	Program Inhibit	*	H	*			High Impedance	
		H	L	H			High Impedance	
	Program Verify	H	L	L			Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

READ MODE

The TC541000P/F/TC541001P/F has three control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) and the program control ($\overline{\text{PGM}}$) control the output buffers, independent of device selection.

Assuming in that $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$ and $\overline{\text{PGM}} = V_{\text{IH}}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{PGM}} = V_{\text{IH}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

And assuming that $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of $\overline{\text{PGM}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}} = V_{\text{IH}}$ or $\overline{\text{OE}} = V_{\text{IH}}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

TC541000P/F-20, -25

TC541001P/F-20, -25

STANDBY MODE

The TC541000P/F/TC541001P/F has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC541000P/F/TC541001P/F is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC541000P/F/TC541001P/F are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC541000P/F/TC541001PF can be programmed any location at anytime — either irdividually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC541000P/F/TC541001P/F from being programmed. Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC541000P/F-20, -25
TC541001P/F-20, -25

HIGH SPEED PROGRAM OPERATION

FLOW CHART



TC541000P/F-20, -25
TC541001P/F-20, -25

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC541000P/F/TC541001P/F which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC541000P/F/TC541001P/F by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC541000P/F/TC541001P/F.

SIGNATURE \ PINS		A0	07	06	05	04	03	02	01	00	HEX. DATA
Manufacture Code		V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	TC541000P/F	V_{IH}	1	0	0	0	0	1	1	0	86
	TC541001P/F		0	0	0	0	0	1	1	1	07

Notes: A9=12V \pm 0.5V


A1 ~ A8, A10 ~ A16, \overline{CE} , \overline{OE} = V_{IL}

\overline{PGM} = V_{IH}

TC541000P/F-20, -25
TC541001P/F-20, -25

OUTLINE DRAWINGS

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC541000P/F-20, -25
TC541001P/F-20, -25

OUTLINE DRAWINGS

Plastic FP

Unit: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.