CMOS



Very Low Power 10-Bit, Analog-to-Digital Converter with 4-Channel Mux

FEATURES

- 10-Bit Resolution
- . Sampling Rates from <1 kHz to 1 MHz
- . DNL better than 1/2 LSB (typ) up to 1 MHz
- Very Low Power CMOS 30 mW (typ)
- Power Down; Lower Consumption 3 mW (typ)
- Interface to any Input Range between GND and V_{DD}
- 4-Channel Mux
- . No S/H Required for Analog Signals less than 100 kHz
- No S/H Required for CCD Signals less than 1 MHz
- Single Power Supply (4 to 6.5 Volts)
- Latch-Up Free
- High ESD Protection: 4000 Volts Minimum
- 28 Pin PDIP & SOIC Packages Available

BENEFITS

- Reliable Operation
- Reduced Board Space (Small Package)
- Reduced External Parts, No Sample/Hold Needed
- Suitable for Battery & Power Critical Applications
- Designer Can Adapt Input Range & Scaling

APPLICATIONS

- μP/DSP Interface and Control Applications
- High Resolution Imaging Scanners, Copiers, Facsimile
- Multiplexed Data Acquisition
- Radar Pulse Analysis
- Low Power A/D Applications

GENERAL DESCRIPTION

The MP8798 is a flexible, easy to use, precision 10-bit A/D Converter with 4-channel mux that operates over a wide range of input and sampling conditions. The MP8798 can operate with conversion operation or continuous "pipeline" operation for sampling rates up to 1 MHz. The elimination of the S/H, requirements, very low power, and small package size offer the designer a low cost solution. No sample and hold is required for charge couple device applications, up to 1 MHz, or multiplexed input applications when the signal source bandwidth is limited to 100 kHz. The input architecture of the MP8798 allows direct interface to any analog input range between AGND and AV_{DD} (0 to 2 V, 1 to 4 V, 0 to 5 V, etc.). The user simply sets V_{REF(+)} and V_{REF(-)} to encompass the desired input range.

Scaled reference resistor tap 1/2 R allows for customizing

the transfer curve as well as providing a 1/2 span reference voltage. Digital outputs are CMOS and TT_m compatible.

The Micro Power Systems' MP8798 uses a two-step flash technique. The first segment converts the 4 MSBs and consists of 15 autobalanced comparators, latches, an encoder, and buffer storage registers. The second segment converts the remaining 6 LSBs.

When the power down input is "high", the data outputs DB9 to DB0 hold the current values and $V_{REF(-)}$ is disconnected from $V_{REF1(-)}$. The power consumption during the power down mode is approximately 3mW.


Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP8798 is available in Plastic (PDIP) and Surface Mount (SOIC) packages.

ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)	
SOIC	-40 to +85°C	MP8798AS	±1	±1 1/2	
PDIP	-40 to +85°C	MP8798AN	±1	±1 1/2	



SIMPLIFIED BLOCK AND TIMING DIAGRAM



PIN CONFIGURATIONS





PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DB3	Data Bit 3 Output
2	DB4	Data Bit 4 Output
3	DB5	Data Bit 5 Output
4	DB6	Data Bit 6 Output
5	DB7	Data Bit 7 Output
6	DGND	Digital Ground
7	DVDO	Digital V _{DD}
8	WR	Write (Active Low)
9	A1	Address 1 Input
10	A0	Address 0 Input
11	CLK	Clock Input
12	DB8	Data Bit 8 Output
13	DB9	Data Bit 9 Output (MSB)
14	OFW	Overflow Output

PIN NO.	NAME	DESCRIPTION
15	V _{REF(+)}	Upper Reference Voltage
16	VREF(-)	Lower Reference Voltage
17	V _{REF1(-)}	Lower Reference Voltage
18	1/2 R	Reference Ladder Tap
19	A _{IN1}	Analog Signal Input 1
20	A _{IN2}	Analog Signal Input 2
21	A _{IN3}	Analog Signal Input 3
22	A _{IN4}	Analog Signal Input 4
23	AGND	Analog Ground
24	AVDD	Analog V _{DD}
25	₽D	Power Down
26	DB0	Data Bit 0 Output (LSB)
27	DB1	Data Bit 1 Output
28	DB2	Data Bit 2 Output

TRUTH TABLE FOR INPUT CHANNEL SELECTION

WR	A 1	A0	SELECTED ANALOG INPUT
0	0	0	A _{iN1}
0	0	1	A _{IN2}
0	1	0	A _{IN3}
0	1	1	A _{IN4}
1	х	х	Previous selection

Note: $\overline{\text{WR}}, \text{A1, A0}$ are internally connected to GND through $500\text{k}\Omega$ resistance.

MP8798



ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: AV_{DD} = DV_{DD} = 5 V, F_S = 1 MHz (50% Duty Cycle),

 $V_{REF(+)} = 4.6$, $V_{REF(-)} = AGND$, $T_A = 25$ °C

	I		25°C			_		
Parameter	Symbol	Min	Тур	Max	Tmin to Min	Tmax Max	Units	Test Condition s/Comments
KEY FEATURES								
Resolution Sampling Rate	F _S	10 .001	1.5				Bits MHz	For Rated Performance
ACCURACY2					,			
Differential Non-Linearity Integral Non-Linearity Zero Scale Error Full Scale Error	DNL INL EZS EFS		±3/4 +0.50 -2.5	±1 ±1 1/2			LSB LSB LSB	Best Fit Line (Max INL – Min INL)/2 Reference from V _{REF(+)} to V _{REF(-)}
REFERENCE VOLTAGES								
Positive Ref. Voltage Negative Ref. Voltage Differential Ref. Voltage ⁵ Ladder Resistance Ladder Temp. Coefficient ¹ Ladder Switch Resistance ¹ Ladder Switch Off Leakage ¹	V _{REF(+)} V _{REF(-)} ΔV _{REF} R _L R _{TCO}	AGND 0.5 525	675 2000 12 50	AV _{DD} AV _{DD} 900			V V V Ω ppm/°C Ω nA	
ANALOG INPUT ¹								
Input Bandwidth Input Voltage Range ⁷ Input Capacitance ³ Aperture Delay	Vin Cin t _{ap}	V _{REF(-)}	100 60 35	V _{REF(+)}			kHz V pF ns	
DIGITAL INPUTS					-			
Logical "1" Voltage Logical "0" Voltage Leakage Currents CLK PD, (Internal Res to DGND) Input Capacitance Clock Timing (See Figure 1.)	V _{IH} V _{IL}	2.0 -5	5	0.8 ±100 30			V V дА дА pF	V _{IN} ≃DGND to D\′ _{DD}
Clock Period Rise & Fall Time ⁴ "High" Time ⁶ "Low" Time ⁶	t _S t _H , t _F t _B ts	1000 250 150		10 500,000 500,000			ns ns ns ns	



ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

			25°C		Tmin to	Tmax		
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
DIGITAL OUTPUTS								C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage	V _{OH} V _{OL}	DV _{DD} -0.5		0.4			v	I _{LOAD} = 2 m/s. I _{LOAD} = 4 m/s.
Tristate Leakage Data Hold Time (See Figure 1.)1	loz	0	30	±5			μA ns	$V_{OUT} = 0$ to $0 V_{DD}$
Data Valid Delay ¹ Write Pulse Width ¹	t _{HLD} t _{DL}	40	70				ns ns	
Multiplexer Address Setup Time ¹ Multiplexer Address Hold Time ¹	t _{WR}	80 0					ns ns	
Delay from WR to Multiplexer ¹ Enable	t _{AS}			80			ns	
Delay from CLR to Multiplexer ¹ Enable	tMUXEN1			80			ns	
Power Down Time ¹	t _{MUXEN2}			300 200			ns	
Power Up Time ¹	t _{PU}	<u> </u>		200			ns	
POWER SUPPLIES®								
Power Down (I _{DD}) Operating Voltage (AV _{DD} , DV _{DD})	I _{PD-DD} V _{DD}	4	0.6 5	1.2 6.5			mA V	
Current (AV _{DD} + DV _{DD})	00		6	10			mA	V _{IN} = 2 V

NOTES:

- Guaranteed. Not tested.
- Tester measures code transition voltages by dithering the voltage of the analog input (V_{IN}). The difference between the measured code width and the ideal value (V_{REF}/1024) is the DNL error (see Figure 3.). The INL error is the maximum distance in LSBs) from the best fit line to any transition voltage (See Figure 7.).
- See V_{IN} input equivalent circuit (see Figure 9.).
- Clock specification to meet aperture specification (tap). Actual rise/fall time can be less stringent with no loss of accu acy
- Specified values guarantee functional device. Refer to other parameters for accuracy.
- System can clock MP8798 with any duty cycle as long as all timing conditions are met.
- Input range where input is converted correctly into binary code. Input voltage outside specified range converts to zero or full scale output.
- DV_{DD} and AV_{DD} are connected through the silicon substrate. Connect together at the package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} (to GND)	Storage Temperature
V _{REF(+)} & V _{REF(-)} GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering 10 seconds) +300°C
V _{IN} GND -0.5 to V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C
All Inputs GND -0.5 to V _{DD} +0.5 V	SOIC, PDIP 1000mW
All Outputs GND -0.5 to V _{DD} +0.5 V	Derates above 75°C 14mW/°C

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 μ s. V_{DD} refers to AV $_{DD}$ and DV $_{DD}$. GND refers to AGND and DGND.




Figure 1. MP8798 Timing Diagram

THEORY OF OPERATION

Analog-to-Digital Conversion

The MP8798 converts analog voltages into 1024 digital codes by encoding the outputs of 15 coarse and 67 fine comparators. Digital logic is used to generate the overflow bit. The conversion is synchronous with the clock and it is accomplished in 2 clock periods.

The reference resistance ladder is a series of 1025 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relations apply:

 $R_{REF} = 1024 * R$ $V_{REF} = V_{REF(+)} - V_{REF(-)} = 1024 * LSB$ The clock signal generates the two internal phases, ϕ_B (CLK high) and ϕ_S (CLK low = sample) (See Figure 2.). The rising edge of the CLK input marks the end of the sampling phase (ϕ_S). Internal delay of the clock circuitry will delay the actual instant

when ϕ_S disconnects the latches from the comparators. This delay is called aperture delay (t_{AP}).

The coarse comparators make the first pass conversion and selects a ladder range for the fine comparators. The fine comparators are connected to the selected range curing the next ϕ_B phase.




Figure 2. MP8798 Comparators

AIN Sampling, Ladder Sampling, and Conversion Timing

Figure 3. shows this relationship as a timing chart. A_{IN} sampling, ladder sampling and output data relationships are shown for the general case where the levels which drive the ladder need to change for each sampled A_{IN} time point. The ladder is referenced for both last A_{IN} sample and next A_{IN} sample at the same time. If the ladder's levels change by more than 1 LSB, one of the samples must be discarded. Also riote that the clock low period for the discarded A_{IN} can be reduced to the minimum to the context of the sample smust be discarded.




Figure 3. AIN Sampling, Ladder Sampling & Conversion Timing



Accuracy of Conversion: DNL and INL

The transfer function for an ideal A/D converter is shown in Figure 4.




Figure 4. Ideal A/D Transfer Function

The overflow transition (VOFW) takes place at:

$$V_{IN} = V_{OFW} = V_{REF(+)} - 0.5 * LSB$$

The first and the last transitions for the data bits take place at:

$$V_{IN} = V001 = V_{REF(-)} + 0.5 * LSB$$

$$V_{IN} = V3_{FF} = V_{REF(+)} - 1.5 * LSB$$

$$LSB = V_{REF} / 1024 = (V3_{FF} - V001) / 1022$$

Note that the overflow transition is a flag and has no impact on the data bits.

In a "real" converter the code-to-code transitions don't fall exactly every $V_{\rm RFF}/1024$ volts.

A positive DNL (Differential-Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated value. A specification of Max DNL = \pm 0.5 LSB means that all code widths are within 0.5 and 1.5 LSB. If V_{REF} = 4.608 V then 1 LSB = 4.5 mV and every code width is within 2.25 and 6.75 mV.




Figure 5. DNL Measurement
On Production Tester

The formulas for Differential Non-linea ity (DNL), Integral Non-Linearity (INL) and zero and full scale erro \approx (Ezs, E_{FS}) are:

:::

DNL (3FE) = $V3_{FF} - V3_{FE} - LSB$

 E_{FS} (full scale error) = $V_{RFF(+)} - 1.5 * LSB - V3_{FF}$

 E_{ZS} (zero scale error) = $V_{REF(-)} + 0.5 * LS3 - V001$




Figure 6. Real A/D Transfer Curve

Figure 7. shows the zero scale and full scale error terms.

MP8798



Figure 7. gives a visual definition of the INL error. The chart shows a 3 bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, the computer draws a line parallel to the ideal transfer line. By definition the Best Fit Line makes equal the positive and the negative INL errors. For example, an INL error of -1 to +2 LSB's relative to the Ideal Line would be ± 1.5 LSB's relative to the Best Fit Line.





Figure 7. INL Error Calculation (Exaggerated for Visualization)

Clock and Conversion Timing

A system will clock the MP8798 continuously or it will give clock pulses intermittently when a conversion is desired. The timing of Figure 8a shows normal operation, while the timing of Figure 8b keeps the MP8798 in balance and ready to sample the analog input.






Figure 8. Relationship of Data to Clock

Analog Input

The MP8798 has very flexible input range characteristics. The user may set $V_{\text{REF}(+)}$ and $V_{\text{REF}(-)}$ to two fixed voltages and then varies the input DC and AC levels to match the V_{REF} range. However, a more common use of this flexibility is to first design the analog circuitry and then to adjust the reference voltages to include the analog input range. One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixec input range A/Ds. It is good design practice to proceed with these steps:

- Estimate V_{RFF} range.
- 2) Design analog circuitry.
- Prototype analog circuitry and debuç with ADC clocked.
- Adjust V_{BEE} range.

Good driving capabilities (low resistance, high current) of circuitry driving the flash analog input are guaranteed to optimize the MP8798 performance. *Figure 9.* shows the equivalent circuit for A_{IN}.




Figure 9. Analog Input Equivalent Circuit



Analog Input Multiplexer

The MP8798 includes a 4-channel analog input multiplexer. The relationship between the clock, the multiplexer address, the WR and the output data is shown in *Figure 10*.




Figure 10. MUX Address Timing




Figure 11. Analog MUX Timing

Reference Voltages

The input/output relationship is a function of V_{RFF}:

$$\begin{split} A_{IN} &= V_{IN} - V_{REF(-)} \\ V_{REF} &= V_{REF(+)} - V_{REF(-)} \\ DATA &= 1023*(A_{IN}/V_{REF}) \end{split}$$

A system can increase total gain by reducing V_{REF}.

Digital Interfaces

The logic encodes the outputs of the comparators into a binary code and latches the data in a D-type flip-flop for output.

The functional equivalent of the MP8798 (Figure 12.) is composed of:

- 1) Delay stage (t_{AP}) from the clock to the sampling phase (ϕ_S) .
- An ideal analog switch which samples V_{IN}.
- An ideal A/D which tracks and converts VIN with no delay.
- A series of two DFF's with specified hold (t_{HLD}) and delay (t_{DL}) times.

 t_{AP}, t_{HLD} and t_{DL} are specified in the Electrica I Characteristics table.




Figure 12. MP8798 Functional Equivalent Circuit and Interface Timing

MP8798



Power Down

Figure 13. shows the relationship between the clock, sampled A_{IN} to output data relationship and the effect of power down.




Figure 13. Power Down Timing Diagram



APPLICATION NOTES




Figure 14. Typical Circuit Connections

The following information will be useful in maximizing the performance of the MP8798.

- All signals should not exceed AV_{DD} +0.5 V or AGND -0.5 V or DV_{DD} +0.5 V or DGND -0.5 V.
- Any input pin which can see a value outside the absolute maximum ratings (AV_{DD} or DV_{DD}+0.5 V or AGND -0.5 V) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All MP7684A inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
- The design of a PC board will affect the accuracy of MP8798.
 Use of wire wrap is not recommended.
- The analog input signal (V_{IN}) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs so as to minimize cross coupling and noise pickup.
- 5. The analog input should be driven by a low impedance (less than 50Ω).
- 6. Analog and digital ground planes should be substantial and common at one point only. The ground plane should act as a

- shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths. *DGND should not be shared with other digital circuitry.* If separate low impedance paths cannot be provided, DGND should be connected to AGND next to the MP8798.
- DV_{DD} should not be shared with other digital circuitry to avoid conversion errors caused by digital supply transients. DV_{DD} for the MP8798 should be connected to AV_{DD} next to the MP8798.
- DV_{DD} and AV_{DD} are connected inside the MP8798 through the N -- doped silicon substrate. Any DC voltage difference between DV_{DD} and AV_{DD} will cause undesirable internal currents.
- Each power supply and reference voltage pin should be decoupled with a ceramic (0.1μF) and a tantalum (10μF) capacitor as close to the device as possible.
- 10. The digital output should not drive long wire s. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used. 100Ω resistors in series with the digital cutputs in some applications reduces the digital output disruption of A_{IN} .





Figure 15. Example of a Reference Voltage Source



For R = 5k use Beckman Instruments #694-3-R10k resistor array or equivalent.

NOTE: High R values affect the input BW of ADC due to the (R \times C_{IN} of ADC) time constant. Therefore, for different applications the R value needs to be selected as a tradeoff between A_{IN} settling time and power dissipation.





Figure 16. ±5 V Analog Input

For R = 5k use Beckman Instruments #694-3-R10k resistor array or equivalent.

NOTE: High R values affect the input BW of ADC due to the (R \star C $_{\rm IN}$ of ADC) time constant. Therefore, for diffe ent applications the R value needs to be selected as a tradeoff between A $_{\rm IN}$ settling time and power dissipation.

Figure 17. ±10 V Analog Input





DAC MP7641


@ Power Down write values to DAC 3, 2, 1 = DAC 4 to minimize power consumption.

Only A_{IN} and Ladder detail shown.


Figure 18. A/D Ladder and A_{IN} with Programmed Control (of $V_{REF(+)},\,V_{REF(-)},\,1/4$ and 3/4 TAP.)




PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs. Sampling Frequency




Graph 2. INL vs. Sampling Frequency




Graph 3. Supply Current vs. Sampling Frequency



Graph 4. Power Down Current vs. Sampling Frequency




Graph 5. DNL vs. Reference Voltage



Graph 6. DNL vs. Temperature






0.8

| Vide-SV | Vinf(-)=4 KV | Vinf

Graph 7. Supply Current vs. Temperature

Graph 8. Power Down Current vs. Temperature



Graph 9. Reference Resistance vs. Temperature