



Integrated Device Technology, Inc.

CMOS STATIC RAM 64K (16K x 4-BIT)

IDT7188S
IDT7188L

FEATURES:

- High-speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 20/25ns (max.)
- Low power consumption
- Battery backup operation — 2V data retention (L version only)
- Available in high-density industry standard 22-pin, 300 mil ceramic and plastic DIP, and CERPACK
- Produced with advanced CMOS technology
- Inputs/outputs TTL-compatible
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7188 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology — CMOS. This state-


of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 20ns are available. The IDT7188 offers a reduced power standby mode, I_{SB1} , which is activated when $\overline{\text{CS}}$ goes HIGH. This capability significantly decreases power while enhancing system reliability. The low-power version (L) version also offers a battery backup data retention capability where the circuit typically consumes only 30 μ W operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5V supply. The IDT7188 is packaged in 22-pin, 300 mil ceramic and plastic DIPs, 24-pin CERPACKs, providing excellent board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1994


©1994 Integrated Device Technology, Inc.

6.2


DSC-1026/4
1

■ 4825771 0015108 6T6 ■

PIN CONFIGURATIONS



DIP
TOP VIEW



CERPACK/SOJ
TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS	Chip Select
WE	Write Enable
I/O0-3	Data Input/Output
VCC	Power
GND	Ground

2989 tbl 01

TRUTH TABLE⁽¹⁾

Mode	CS	WE	I/O	Power
Standby	H	X	High Z	Standby
Read	L	H	DOUT	Active
Write	L	L	DIN	Active

NOTE:

1 H = V_{IH}, L = V_{IL}, X = don't care

2989 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE:

2989 tbl 03

1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz, VCC = 0V)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0V	6	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	6	pF

NOTE:

2989 tbl 04

1 This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2989 tbl 05

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2989 tbl 06

4825771 0015109 532

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT7188S		IDT7188L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. COM'L	— 10 5	— 5 2	— 5 2	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., $\overline{CS}$ = V _{IH} , V _{OUT} = GND to V _{CC}	MIL. COM'L	— 10 5	— 5 2	— 5 2	μA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.		0.5	—	0.5	V
		I _{OL} = 8mA, V _{CC} = Min.		— 0.4	—	0.4	
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min		2.4	—	2.4	V

2989 tbl 07

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC} = 5V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	7188S20 7188L20		7188S25 7188L25		7188S35 7188L35		7188S45 7188L45		7188S55/70 7188L55/70		7188S85 7188L85		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
ICC1	Operating Power Supply Current $\overline{CS}$ = V _{IL} , Outputs Open V _{CC} = Max., f = 0 ⁽²⁾	S	100	105	100	105	—	105	—	105	—	105	—	105	mA
		L	70	80	70	80	—	80	—	80	—	80	—	80	
ICC2	Dynamic Operating Current $\overline{CS}$ = V _{IL} , Outputs Open V _{CC} = Max., f = f _{MAX} ⁽²⁾	S	125	160	125	155	—	140	—	140	—	140	—	140	mA
		L	115	130	105	120	—	115	—	110	—	110	—	105	
ISB	Standby Power Supply Current (TTL Level) $\overline{CS}$ ≥ V _{IH} , V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽²⁾	S	55	70	50	60	—	50	—	50	—	50	—	50	mA
		L	40	50	35	40	—	40	—	35	—	35	—	35	
ISB1	Full Standby Power Supply Current (CMOS Level) $\overline{CS}$ ≥ V _{HC} , V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽²⁾	S	15	25	15	20	—	20	—	20	—	20	—	20	mA
		L	0.5	1.5	0.5	1.5	—	1.5	—	1.5	—	1.5	—	1.5	

NOTES:

- All values are maximum guaranteed values.
- At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

2989 tbl 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VHC = Vcc - 0.2V

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ Vcc @		Max. Vcc @		Unit
				2.0v	3.0V	2.0V	3.0V	
VDR	Vcc for Data Retention	—	2.0	—	—	—	—	V
ICCDR	Data Retention Current	$\overline{CS} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	—	10	15	600	900	μA
			—	10	15	150	225	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	—	—	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	—	—	ns
ILI ⁽³⁾	Input Leakage Current		—	—	—	2	2	μA

- NOTES:
- 1 TA = +25°C
 - 2 tRC = Read Cycle Time
 - 3 This parameter is guaranteed by device characterization but is not production tested

2989 tbl 09

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2989 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tHZ, tLZ, tWZ, tOHZ and tOW)

*Includes scope and jig capacitances


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)

Symbol	Parameter	7188S20 7188L20		7188S25 7188L25		7188S35/45 ⁽¹⁾ 7188L35/45 ⁽¹⁾		7188S55/70 ⁽¹⁾ 7188L55/70 ⁽¹⁾		7188S85 ⁽¹⁾ 7188L85 ⁽¹⁾		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle													
tRC	Read Cycle Time	20	—	25	—	35/45	—	55/70	—	85	—	ns	
tAA	Address Access Time	—	20	—	25	—	35/45	—	55/70	—	85	ns	
tACS	Chip Select Access Time	—	20	—	25	—	35/45	—	55/70	—	85	ns	
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns	
tLZ ⁽²⁾	Output Selection to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns	
tHZ ⁽²⁾	Chip Deselect to Output in High-Z	—	8	—	10	—	14	—	20/25	—	30	ns	
tPU ⁽²⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns	
tPD ⁽²⁾	Chip Deselect to Power Down Time	—	20	—	25	—	35/45	—	55/70	—	85	ns	


NOTES:

1. -55°C to +125°C temperature range only.
2. This parameter is guaranteed by device characterization but is not production tested

2989 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)

2989 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)

2989 drw 08

NOTES:

1. WE is HIGH for Read cycle
2. CS is LOW for Read cycle
3. Address valid prior to or coincident with CS transition LOW.
4. Transition is measured $\pm 200mV$ from steady state voltage
5. All Read cycle timings are referenced from the last valid address to the first transitioning address


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	7188S20 7188L20		7188S25 7188L25		7188S35/45 ⁽¹⁾ 7188L35/45 ⁽¹⁾		7188S55/70 ⁽¹⁾ 7188L55/70 ⁽¹⁾		7188S85 ⁽¹⁾ 7188L85 ⁽¹⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time	17	—	20	—	30/40	—	50/60	—	75	—	ns
tCW	Chip Select to End-of-Write	17	—	20	—	25/35	—	50/60	—	75	—	ns
tAW	Address Valid to End-of-Write	17	—	20	—	25/35	—	50/60	—	75	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	17	—	20	—	25/35	—	50/60	—	75	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	10	—	13	—	15/20	—	25/30	—	35	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
tw _Z ⁽²⁾	Write Enable to Output in High-Z	—	6	—	7	—	10/15	—	25/30	—	40	ns
tow ⁽²⁾	Output Active from End-of-Write	5	—	5	—	5	—	5	—	5	—	ns

NOTES:
1. -55°C to +125°C temperature range only
2. This parameter is guaranteed by device characterization

2989 tbl 12


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)^(1, 2, 3)



NOTES:
1 WE or CS must be HIGH during all address transitions
2 A write occurs during the overlap (tw) of a LOW CS and a LOW WE
3 tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle
4 During this period, I/O pins are in the output state so that the input signals should not be applied
5 If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state
6 Transition is measured ±200mV from steady state

2989 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED TIMING)^(1,2,3,5)



2989 drw 10

NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be HIGH during all address transitions
2. A write occurs during the overlap (t_{WR}) of a LOW $\overline{CS}$ and a LOW $\overline{WE}$
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going HIGH to the end of the write cycle
4. During this period, I/O pins are in the output state so that the input signals should not be applied
5. If the $\overline{CS}$ LOW transition occurs simultaneously with or after the $\overline{WE}$ LOW transition, the outputs remain in the high-impedance state
6. Transition is measured $\pm 200\text{mV}$ from steady state

ORDERING INFORMATION

IDT7188	X	XX	X	X		
Device Type	Power	Speed	Package	Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883 Class B
					D	300 mil Ceramic DIP (D22-1)
					P	300 mil Plastic DIP (P22-1)
					E	300 mil CERPACK (E24-1)
					20	
					25	
					35	
					45	Military Only
					55	Military Only
					70	Military Only
					85	Military Only
					S	Standard Power
					L	Low Power

2989 drw 11