

MB81141623-010/-012/-015 CMOS 2 x 128K x 16 SYNCHRONOUS DRAM

CMOS 2 BANKS OF 131,072-WORDS x 16-BIT SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB81141623 is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 4,194,304 memory cells accessible in an 16-bit format. The MB81141623 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81141623 SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM.

The MB81141623 is ideally suited for supercomputers, workstations, laser printers, high resolution graphic adapters, accelerators and other applications where an extremery large memory and bandwidth are required and where a simple interface is needed.

The MB81141623 has a special burst mode, down cownt, that is usefull for accelerating reverse BITBLT at graphics application.

PRODUCT LINE & FEATURES

Parameters	MB81141623-010	MB81141623-012	MB81141623-015				
Clock Frequency	100 MHz max	80 MHz max	67 MHz max				
Burst Mode Cycle Time	10 ns min	12 ns min	15 ns min				
RAS Access Time	58 ns max	67 ns max	75 ns max				
CAS Access Time	28 ns max	32 ns max	35 ns max				
Output Valid From Clock (CL=3)	8 ns max	9 ns max	10 ns max				
Operating Current (Two banks active)	130mA max	120mA max	110mA max				
Power Down Mode Current	1mA max						

- Single +3.3V Supply ±10% tolerance
- LVTTL compatible I/O
- 1,024 refresh cycles every 16.4 ms
- Dual bank operation
- Down count burst mode capability
- · Programmable burst length
- Programmable CAS latency
- · Auto and Self-refresh
- CKE power down mode
- Output Enable and Input Data Mask

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameters	Symbol	Value	Unit
Voltage of VCC supply relative to VSS	V.CC	-0.5 to +4.6	٧
Voltage at any pin relative to VSS	VIN/VOUT	-0.5 to +4.6	V
Short Circuit Output Current	IOUT	±50	mA
Power Dissipation	PD	1.3	W
Storage Temperature	TSTG	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY Marking side FPT-50P-M01 (Normal Bend) Marking side FPT-50P-M02 (Reverse Bend) Plastic TSOP Packages

Package and Ordering Information

- 50-pin plastic (400mil) TSOP-II with normal bend leads, order as MB81141623-xxxPFTN
- 50-pin plastic (400mil) TSOP-II with reverse bend leads, order as MB81141623-xxxPFTR

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


PIN ASSIGNMENTS AND DESCRIPTIONS



NC

No Connection

37



FUNCTION TRUTH TABLE

COMMAND TRUTH TABLE

Function	Notes	Symbol	CI	KE	cs	RAS	CAS	WE	A9	A8	A7-A0
	Notes	Symbol	n-1	n		n A O	CAS	AAE	Ma Ma	AO	
Device Deselect	5	DESL	Н	х	н	х	x	X	х	x	x
No Operation	5	NOP	Н	х	L	Н	Н	н	х	х	х
Burst Stop	6	BST	Н	x	L	Н	Н	L	Х	х	х
Read	7	READ	н	х	L	н	L	н	٧	L	٧
Read With Auto Precharge	7	READA	н	х	L	н	L	Н	٧	н	V
Write	7	WRIT	н	х	L	н	L	L	٧	L	٧
Write With Auto Precharge	7	WRITA	н	х	L	н	L	L	٧	н	٧
Bank Active (RAS)	8	ACTV	н	х	L	L	н	H	٧	V	٧
Precharge Single Bank		PRE	Н	х	L	L	н	L	٧	L	х
Rrecharge All Banks		PALL	н	х	L	L	Н	L	х	Н	х
Mode Register Set	9, 10	MRS	н	х	L	L	L	L	V	L	٧

Note:

- 1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.
- 2. All commands assumes no CSUS command on previous rising edge of clock.
- 3. All commands are assumed to be valid state transitions.
- 4. All inputs are latched on the rising edge of clock.
- 5. NOP and DESL commands have the same effect on the part.
- 6. BST command is effective only during full colmun burst read or write.
- 7. READ, READA, WRIT, and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- 8. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- 9. Required after power up.
- 10. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

DQM TRUTH TABLE

Function	Symbol	C	KE	DQMU	DQML
	Symbol	n-1	n	DQMO	DOME.
Upper Byte Write Enable / Output Enable	ENBU	н	Х	L	X
Lower Byte Write Enable / Output Enable	ENBL	н	х	х	L
Upper Byte Data Mask / Output Disable	MASKU	н	х	н	Х
Lower Byte Data Mask / Output Disable	MASKL	н	х	х	н

CKE TRUTH TABLE

Current State	Function	Notes	Symbol	CI	KE	cs	RAS	CAS	WE	Addr
Our ent State	runction	Notes	- Syllibol	n-1	n		nas.	0,0	***	Addi
Bank Active	Clock Suspend Mode Ent	ry 1	csus	н	L	х	х	х	х	х
Any	Clock Suspend Continue	1		L	L	х	х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit	t		L	н	Х	х	х	Х	х
Idle	Auto-refresh Command	2	REF	Н	Н	L	L	L	Н	Х
Idle	Self-refresh Entry	2	SELF	Н	L	L	L	L	Н	Х
Self Refresh	Self-refresh Exit		SELFX	L	Н	L	Н	Н	Н	Х
Sell nellesil	Sell-refresh Exit		J SEEL X	L	Н	Н	х	х	Х	Х
ldle	Power Down Entry	2	PD	Н	L	L	Н	Н	Н	Х
laie	r ower bown Linkly	2		Н	L	Н	х	х	Х	Х
Power Down	Power Down Exit			L	Н	L	Н	Н	Н	Х
- 1 0 11 0 1 0 1 1 1	- One DOWN LAR		L	Н	Н	х	Х	X	Х	

Note: 1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.
 2. REF, SELF and PD commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

OPERATION COMMAND TABLE

Current State	CS	RAS	CAS	WE	Addr	Symbol	Function Notes
ldle	H X X X DESL		NOP				
	L	н	Н	Х	х	NOP/BST	NOP
	L	н	L	Н	BA, CA, A8	READ/READA	Illeagal
	L	н	L	L	BA, CA, A8	WRIT/WRITA	lileagal
	L	L	н	Н	BA, RA	ACTV	Bank Active after tRCD

Current State	cs	RAS	CAS	WE	Addr	Symbol	Function Notes
Idle	L	L	н	L	BA, A8	PRE/PALL	NOP
	L	L	L	Н	X	REF/SELF	Auto-refresh or Self-refresh
	L	L	L	L	MODE	MRS	Mode Register Set -> Idle
Bank Active	Н	х	х	х	х	DESL	NOP
·	L	н	н	х	х	NOP/BST	NOP
	L	н	L	н	BA, CA, A8	READ/READA	Begin Read : Determine AP
	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Begin Write : Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal
	L	L	н	L	BA, A8	PRE/PALL	Precharge
	L	L	L	н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Read	н	х	х	х	х	DESL	NOP (Continue Burst to End -> Bank Active)
	L	н	н	Н	х	NOP	NOP (Continue Burst to End -> Bank Active)
	L	н	н	L	х	BST	Burst Stop -> Bank Active
	L	Н	L	н	BA, CA, A8	READ/READA	Terminate Burst, New Read : Determine AP
	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Terminate Burst, Start Write : Determine AP
	L	L	н	н	BA, RA	ACTV	Illegal
	L	L	н	L	BA, A8	PRE/PALL	Terminate Burst, Precharge
	L	L	L	н	х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Symbol	Function Notes
Write	Н	х	х	х	х	DESL	NOP (Continue Burst to End -> Write Recovering -> Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Write Recovering -> Bank Active)
	L	Н	Н		X	BST	Burst Stop -> Write Recovering -> Bank Active
	L	н	L	н	BA, CA, A8	READ/READA	Terminate Burst, Start Read : Determine AP
	L	н	L	L	BA, CA, A8	WRIT/WRITA	Terminate Burst, New Write : Determine AP
	L	L	Н	н	BA, RA	ACTV	Illegal
	L	L	Н	L	BA, A8	PRE/PALL	Terminate Burst, Precharge
	L	L	L	Ŧ	X	REF/SELF	Illegal
	L	L	L	٦	MODE	MRS	Illegal
Read With Auto	Н	х	X	X	X	DESL	NOP (Continue Burst to End -> Precharge)
Precharge	L	н	Н	H	X	NOP	NOP (Continue Burst to End -> Precharge)
	L	н	н	L	X	BST	illegal
	L	н	L	Н	BA, CA, A8	READ/READA	Illegal
:	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal
	L	L	Н	L	BA, A8	PRE, PALL	Illegal
	L	L	L	Н	X	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	lllegal

Current State	cs	RAS	CAS	WE	Addr	Symbol	Function Notes
Write With	Н	х	х	х	X	DESL	NOP (Continue Burst to End -> Write Recovering and Precharge -> Idle)
Auto Precharge	L	н	Н	Н	Х	NOP	NOP (Continue Burst to End -> Write Recovering and Precharge -> Idle)
	L	н	Н	٠.	X	BST	Illegal
	L	Н	٦	H	BA, CA, A8	READ/READA	Illegal
	L	н	٦		BA, CA, A8	WRIT/WRITA	Illegal
	L	L	H	Н	BA, RA	ACTV	lllegal
	L	L	Н	L	BA, A8	PRE/PALL	illegal
	L	L	L	Н	х	REF/SELF	Illegal
	L	L	١	٦	MODE	MRS	Illegal
Precharge	н	х	Х	х	х	DESL	NOP (Idle after tRP)
	L	H	н	H	х	NOP	NOP (Idle after tRP)
	L	н	Н	٦	Х	BST	Illegal
	L	н	L	H	BA, CA, A8	READ/READA	Illegal
	L	н	L	L	BA, CA, A8	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal
	L	L	Н	L	BA, A8	PRE/PALL	NOP (PALL may affect other bank)
	L	L	L	Н	х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Symbol	Function Notes
Bank Activating	Н	х	Х	Х	х	DESL	NOP (Row Active after tRCD)
•	L	н	н	Н	х	NOP	NOP (Bank Active after tRCD)
	L	н	н	L	х	вѕт	NOP (Bank Active after tRCD)
	L	н	L	Н	BA, CA, A8	READ/READA	Illegal
	L	н	L	L	BA, CA, A8	WRIT/WRITA	lilegal
	L	L	Н	Н	BA, RA	ACTV	Illegal
	L	L	н	L	BA, A8	PRE/PALL	lllegal
	L	L	L	н	х	REF/SELF	lilegal
	L	L	L	L	MODE	MRS	Illegal
Write Recovering	н	х	х	Х	х	DESL	NOP (Bank Active after tWR)
	L	н	Н	Н	х	NOP	NOP (Bank Active after tWR)
	L	н	н	L	х	BST	NOP (Bank Active after tWR)
	L	н	L	Н	BA, CA, A8	READ/READA	Start Read, Determine AP
	L	Н	L	L	BA, CA, A8	WRIT/WRITA	New Write, Determine AP
	L	L	н	н	BA, RA	ACTV	lilegal
	L	L	н	L	BA, A8	PRE, PALL	Illegal
	L	L	L	Н	х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	illegal

Current State	cs	RAS	CAS	WE	Addr	Symbol	Function Notes		
Write Recovering	н	х	х	х	х	DESL	NOP (Precharge after tWR)		
at Auto Precharge	L	н	Н	Н	х	NOP	NOP (Precharge after tWR)		
i roonarge	L	н	н	L	х	вѕт	Illegal		
	L	н	L	Н	BA, CA, A8	READ/READA	Illegal		
	L	н	L	L	BA, CA, A8	WRIT/WRITA	Illegal		
	L	L	Н	Н	BA, RA	ACTV	Illegal		
	L	L	н	L	BA, A8	PRE/PALL	Illegal		
	L	L	L	Н	х	REF/SELF	Illegal		
	L	L	L	L	MODE	MRS	Illegal		
Refreshing	Н	х	Х	Х	X	DESL	NOP (Idle after tRC)		
	L	Н	Н	х	х	NOP/BST	NOP (Idle after tRC)		
	L	Н	٦	х	х	READ/READA	Illegal		
	L	L	Н	х	х	ACTV/ PRE/PALL	Illegal		
	L	L	٦	х	Х	REF/SELF MRS	Illegal		
Mode Register	Н	X	X	Х	X	DESL	NOP (Idle after 2 clocks)		
Setting	نا	Н	н	Н	X	NOP	NOP (Idle after 2 clocks)		
	٦	Н	Н	L	х	вѕт	Illegal		
	L	Н	L	х	X	READ/READA	lilegal		
	L	L	х	x	х	ACTV PRE/PALL REF/SELF MRS	Illegal		

COMMAND TRUTH TABLE FOR CKE

	CKE	CKE						
Current State	n-1	n	CS	RAS	CAS	WE	Addr	Function Notes
Self Refresh	н	х	Х	х	х	X	X	Invalid
	L	н	Н	х	х	Х	Х	Exit Self Refresh, Idle after tRC
	L	н	L	Н	H	Н	x	Exit Self Refresh, Idle after tRC
	L	н	L	н	٠	X	х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	х	X	Х	х	NOP (Maintain Self Refresh)
Self Refresh	Н	Н	н	Х	X	Х	х	Idel after tRC
Recovery	Н	Н	L	н	Н	Х	х	Idel after tRC
	Н	н	L	н	L	Х	х	Illegal
	Н	н	L	L	х	х	Х	Illegal
	Н	L	Н	х	Х	х	х	Begin Clock Suspend next cycle
	н	L	Ļ	Н	Н	х	х	Begin Clock Suspend next cycle
	н	L	L	Н	L	х	х	Illegal
	Н	L	L	L	Х	Х	х	Illegal
	L	Н	х	х	X	х	Χ	Exit Clock Suspend Next Cycle
	L	L	х	х	х	х	х	Maintain Clock Suspend
Power Down	Н	х	х	х	х	х		Invalid
į	٦	н	х	Х	х	х	х	Exit Power Down Mode ->
	L	L	х	х	х	х	х	NOP (Maintain Power Down Mode)

COMMAND TRUTH TABLE FOR CKE ... Continued


Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	Function Notes
Both Banks	н	н	Н	x	х	х		Refer to the Operation Command Table.
ldle	Н	н	L	н	х	χ		Refer to the Operation Command Table.
	н	н	L	L	н	Х		Refer to the Operation Command Table.
	н	н	L	L	L	Н	х	Auto-refresh
	Н	н	L	L	L	L	MODE	Refer to the Operation Command Table.
	Н	L	Н	х	Х	Х		Refer to the Operation Command Table.
	н	L	L	н	х	Х		Refer to the Operation Command Table.
	Н	L	L	L	н	х		Refer to the Operation Command Table.
	н	L	L	L	L	Н	х	Self-refresh
	н	L	L	L	L	L	MODE	Refer to the Operation Comand Table.
	L	х	Х	х	х	х	х	Power Down
Any State Other Than	Н	н	Х	х	х	Х	Х	Refer to the Operation Command Table.
Listed Above	Н	L	х	Х	х	х	х	Begin Clock Suspend next cycle
	L	н	Х	х	х	х	х	Exit Clock Suspend next cycle
	L	L	Х	х	х	х	х	Maintain Clock Suspend

COMMAND TRUTH TABLE FOR 2 BANK OPERATION

CS	RAS	CAS	WE	A9	A8	A7-0	Action	Current State	Next State
<u> </u>	пиз	CAS	AA C	AS	A0	A/-0	Action	Current State	Nextogate
Н	х	Х	X	X	х	x	DESL	(I/A/RD/RDA/WR/WRA)=Any :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(I/A/RD/RDA/WR/WRA)=Any :B0 (I/A/RD/RDA/WR/WRA)=Any :B1
L	н	Н	н	x	х	×	NOP	(I/A/RD/RDA/WR/WRA)=Any :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(VA/RD/RDA/WR/WRA)=Any :B0 (VA/RD/RDA/WR/WRA)=Any :B1
L	н	L	н	н	н	CA	Read	(A/RD/RDA/WR/WRA) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(RDA/RDA/RDA/RDA/RDA) :B1 (I/A/A/IP/A/IWP) :B0
				н	L	CA		(A/RD/RDA/WR/WRA) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(RD/RD/RD/RD) :B1 (I/A/A/IP/A/IWP) :B0
				L	н	CA		(A/RD/RDA/WR/WRA) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(RDA/RDA/RDA/RDA/RDA) :B0 (I/A/A/IP/A/IWP) :B1
				L	L	CA		(A/RD/RDA/WR/WRA) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(RD/RD/RD/RD) :B0 (I/A/A/IP/A/IWP) :B1
L	н	L	٦	н	н	CA	Write	(A/RD/RDA/WR/WRA) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(WRA/WRA/WRA/WRA):B1 (I/A/A/IP/A/IWP) :B0
				н	L	CA		(A/RD/RDA/WR/WRA) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(WR/WR/WR/WR) :B1 (I/A/A/IP/A/IWP) :B0
				L	н	CA		(A/RD/RDA/WR/WRA) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(WRA/WRA/WRA/WRA):B0 (I/A/A/IP/A/IWP) :B1
				L	L	CA		(A/RD/RDA/WR/WRA) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(RD/RD/RD/RD/RD) :B0 (I/A/A/IP/A/IWP) :B1
L	L	н	Н	Н	RA		Activate Bank	(I) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(A) :B1 (I/A/RD/RDA/WR/WRA)=Any :B0
				L	RA	-		(I) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(A) :B0 (I/A/RD/RDA/WR/WRA)=Any :B1
L	L	Н	L	Х	Н	х	Precharge	(I/A/RD/RDA/WR/WRA)=Any :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(ІЛЛЛЛЛ) :B0 (ІЛЛЛЛЛ) :B1
				Н	L	х		(I/A/RD/RDA/WR/WRA)=Any :B1 (I/A/RD/RDA/WR/WRA)=Any :B0	(///////) :B1 (//A/RD/RDA/WR/WRA)=Any :B0
				L	L	х		(I/A/RD/RDA/WR/WRA)=Any :B0 (I/A/RD/RDA/WR/WRA)=Any :B1	(///////) :B0 (//A/RD/RDA/WR/WRA)=Any :B1
L	L	L	H	х	х	х	Refresh	(I) :B0 (I) :B1	(IRC) :B0 (IRC) :B1
L	L	L	L		efer to de Reg Table	ister	MRS	(I):B0 (I):B1	(I):B0 (I):B1

Note:

1. L = Logic Low, H = Logic High, X = either L or H.



= ldle

RDA = Read with

Auto Precharge

Example:


IP = Idle after tRP WR = IWP = Idle after tWR+tRP WRA =

Bank Active

WR = Write
WRA = Write with
Auto Precharge
B0 = Bank0


B1 = Bank1

RD = Read IRC = Idle after tRC



WRITA WRITA

WRIT READA.



FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory even if it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase difference while each operation of SDRAM is determined by commands and all operations are referenced by a positive clock edge. Fig 3 in page 19 show the basic timing diagram difference.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. Referenced in MODE REGISTER TABLE, if a system requires interleave for burst type and two clocks for CAS latency, SDRAM can be configured to those conditions by mode register programming.

CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), CKE = Low enters the Power Down mode(standby) and this will make extremely low standby current.

CHIP SELECT (CS)

CS enables all commands inputs, RAS, CAS, and WE, and address input. When CS is high level, command signals are negated but internal operation such as burst cycle will not be suspended. In the small system CS can be tied to ground level.

COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTION TRUTH TABLE.

ADDRESS INPUT (A0 to A8)

Address input selects an arbitrary location of a total of 131,072 words of each memory cell matrix. A total of twenty address input signals are required to decode such a matrix with nine Row and eight Column address format. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), nine Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A9)

This SDRAM has two banks and each bank is organized as 128K-words by 16-bit.

Bank selection by A9 occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

FUNCTIONAL DESCRIPTION ... Continued

DATA INPUT AND OUTPUT (DQ0 to DQ15)

Input data is latched and written into memory at the clock followed by a write command input. Data output is obtained by the following conditions followed by a read command input:

tRAC; from the bank active command when tRCD (min) is satisfied. (This parameter is reference only.)

tCAC; from the read command when tRCD is greater than tRCD (min).

tovc; from the clock edge after tRAC and tCAC.

The polarity of the output data is identical to that of the input. Valid data time is between access time (determined by the three conditions above) and the next positive clock edge (tOH).

DATA I/O MASK (DQML and DQMU)

DQML and DQMU are an active high enable input and have an output disable and input mask function. During burst cycle and when DQML/U = H is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

The DQML controls lower byte of I/Os; DQ0 to DQ7, and DQMU controls upper byte of I/Os; DQ8 to DQ15.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tOVC and tCLK, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length from 1 bits to full column of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	N	lethod (Assert the following command)				
Burst Read	Burst Read		Read command				
Burst Read	Burst Write	1st Step	Mask command (Normally 3 clock cycles)				
Duist nead	Durst write	2nd Step	Write command after IOWD				
Burst Write	Burst Write		Write command				
Burst Write	Burst Read	1st Step	Mask command				
Buist write	buist nead	2nd Step	Read command after IWR				
Burst Read	Precharge		Precharge command				
Burst Write	Drocharae	1st Step	Mask command				
Duist wille	Precharge	2nd Step	Precharge command after IWR				
Burst Read	Bank Active		BST command				
Burst Write	Bank Active	BST command					

FUNCTIONAL DESCRIPTION ... Continued

BURST MODE OPERATION AND BURST TYPE (continued)

The burst stop command (BST) is applicable to stop the burst operation. If the BST command is excuted during ther burst operation, the burst operation is terminated immediately and bank state move to active. The BST command is valid with the full page burst only and is illegal during the burst operation with burst length of 1, 2, 4, and 8.

The burst type can be selected either sequential or interleave mode. The sequential mode is an incremental/decremental decoding scheme within a boundary address to be determined by count length, it assigns +1/-1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least/most significant address(=0).

Burst Length	Starting Column Address A2 A1 A0	Sequential Mode (Up Count)	Sequential Mode (Down Count)
2	x x o	0 – 1	0 – 1
2	X X 1	1-0	1-0
	X 0 0	0-1-2-3	3 - 2 - 1 - 0
4	X 0 1	1-2-3-0	1-0-3-2
"	X 1 0	2-3-0-1	2-1-0-3
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-7-6-5-4-3-2-1
	0 0 1	1-2-3-4-5-6-7-0	1-0-7-6-5-4-3-2
	0 1 0	2-3-4-5-6-7-0-1	2-1-0-7-6-5-4-3
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-3-2-1-0-7-6-5
	1 0 1	5-6-7-0-1-2-3-4	5-4-3-2-1-0-7-6
	1 1 0	6-7-0-1-2-3-4-5	6-5-4-3-2-1-0-7
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory is the same as DRAM, requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by Precharge command (PRE). With the precharge command, SDRAM will automatically be in standby state after precharge time (tRP).

The precharged bank is selected by combination of A8 and A9 when Precharge command is asserted.

If A8 = H, both banks are precharged regardless of A9 (PALL). If A8 = L, a bank to be selected by A9 is precharged (PRE). The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion. This auto precharge is entered by A8=H when a read or write command is asserted. Refer to FUNCTION TABLE.

FUNCTIONAL DESCRIPTION ... Continued

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16µs or a total 1,024 refresh commands within a 16.4ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = L (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a high-Z state. During a self-refresh mode, CKE = L should be maintained.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum 4 clock cycle before CKE brought high, and then the NOP command (NOP) or Deselect command (DESL) should be asserted within one tRC period. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of five operation fields; Burst Length, Burst Type, CAS latency, Test Mode, and Operation Code. Refer to MODE REGISTER TABLE in page 27.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held.


The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.

POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following **Power On Sequence** to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 200µs.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 8 Auto-refresh command(REF).
- Program the mode register by Mode Register Set command(MRS).

In addition, it is recommended DQML/U and CKE to track VCC to insure that output is High-Z state. The mode register set command (MRS) can be set before 8 Auto-refresh command (REF).




CAPACITANCE (TA=25° C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, Address	CIN1		5	pF
Input Capacitance, Except for address	CIN2		5	pF
I/O Capacitance	CI/O		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC, VCCQ	3.0	3.3	3.6	٧
	Vss, VssQ	0	0	0	٧
LVTTL Input High Voltage	VIH	2.0	_	VCC + 0.3	٧
LVTTL Input Low Voltage	VIL	-0.3		0.8	V
Ambient Temperature	TA	0		70	°C



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 1, 2

			A Section of the Control of the Cont	, si Fi <u></u> -	Value			
Parame	eter	Symbol	Conditions	Min	Тур	Max	Unit	
LVTTL Output High	Voltage	VOH(DC)	2.4	-		٧		
LVTTL Output Low	Voltage	VOL(DC)	IOL = 2 mA	_	_	0.4	٧	
Input Leakage Curre	ent (any input)	lu	0V ≤ VIN ≤ VCC; All other pins not under test = 0V	-10	1	10	μА	
Output Leakage Cur	rent	llo	0V ≤ VIN ≤ VCC; Data out disabled	-10	_	10	μА	
	MB81141623-010		No Burst :			90		
	MB81141623-012	ICC1S	tCLK = min.	-	_	85	mA 	
Operating Current (Average Power	MB81141623-015		One bank active			80		
Supply Current)	MB81141623-010		No Burst :			130		
	MB81141623-012	ICC1D	tCLK = min.	~	-	120		
	MB81141623-015		All banks active			110] mA	
Precharge Standby Current (Power Supply Current)		ICC2P	CKE = VIL All banks idle tCLK = min. Power down mode	7	ı	1	mA	
(i enoi eappi) eani	,	ICC2N	CKE = VIH All banks idle tCLK = min.	_	-	50	mA	
Active Standby Curre (Power Supply Curre		ІССЗР	CKE = VIL Any bank active tCLK = min.	-	_	30	mA	
The state of the s	Supply Current)		CKE = VIH Any bank active tCLK = min.	-	_	50	mA	
Burst mode	MB81141623-010					135		
Current (Average Power	MB81141623-012	ICC4	tCLK = min.	_	-	125	mA	
Supply Current)	MB81141623-015	B81141623-015		115				
Refresh Current #1	MB81141623-010		Auto-Refresh;			90		
(Average Power Supply Current)	MB81141623-012	ICC5S	tCLK = min.	_	- [85	mA	
11.7	MB81141623-015		tRC=min.			80		

DC CHARACTERISTICS ... Continued

(Recommended operating conditions unless otherwise noted.) Notes 1, 2

Parameter				Value			
		Symbol	Conditions	Min	Тур	Max	Unit
Refresh Current #1	MB81141623-010		Auto-Refresh;	-		130	mA
(Average Power Supply Current)	MB81141623-012	ICC5D	tCLK = min. tRC=min.			120	
Cappy Carrain,	MB81141623-015		tRRD ≈ min.			110	
Refresh Current #2 (Average Power Sup	ply Current)	ICC6	Self–Refresh; CKE ≃ VIL	1	1	2	mA

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 2, 3, 4

			1222 27	l dalamaia .					
Parameter	Notes	Symbol	MB8114	1623-010	MB81141623-012		MB81141623-015		Unit
Farainetei	Hotes	Oymboi	Min	Max	Min	Max	Min	Max	Oilit
Clock Period	Latency=1		30		35		40		ns
Clock Fellou	Latency=2	tCLK	15	_	17.5	_	20	-	ns
5	Latency=3		10		12		15		ns
Clock High Time		tCH	4	_	4	_	4	-	ns
Clock Low Time		tCL	4	_	4	-	4	1	ns
CS Setup Time		tsc	2	_	2	-	2	-	ns
CS Hold Time	CS Hold Time		2	_	2	-	2	-	ns
Input Setup Time	Input Setup Time		2	_	2	_	2	-	ns
Input Hold Time		tHI	2		2	_	2	_	ns
Output Valid from Clask	Latency=1		_	28		32	_	35	ns
Output Valid from Clock	Latency=2	tovc	_	13	_	14.5	-	16	ns
6, 7	Latency=3		_	8	-	9	_	10	ns
Output in Low-Z		tOLZ	3	-	3	-	3	_	ns
Output in High-Z	8_	tOHZ	2	10	2	12	2	15	ns
Output Hold Time		tOH	2	_	2	_	2	-	ns
Time between Refresh	Time between Refresh		_	16.4	-	16.4	-	16.4	ms
Transition Time		tΤ	0.5	2	0.5	2	0.5	2	ns
Power Down Exit Time		tPDE	12	_	14		17		ns

AC CHARACTERISTICS ... Continued

(Recommended operating conditions unless otherwise noted.) Note 2,3,4

BASE VALUES FOR CLOCK COUNT / LATENCY

		Oursels al	MB81141623-010		MB81141623-012		MB81141623-015		Unit
Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Omi
RAS Cycle Time	9	tRC	100	-	118	_	140	_	ns
RAS Access Time	10	tRAC		58	-	67	1	75	ns
CAS Access Time	11, 14	tCAC	_	28	_	32	-	35	ns
RAS Precharge Time		tRP	40	_	48	_	60	_	ns
RAS Active Time		tRAS	60	10000	70	10000	80	10000	ns
RAS to CAS Delay Time	12	tRCD	30	-	35	-	40	_	ns
Write Recovery Time		tWR	15	1	15	_	20	_	ns
RAS to RAS Bank Active D	elay Time	tRRD	30	-	35	-	40		ns

CLOCK COUNT FORMULA Note 14

$$Clock \ge \frac{Base\ Value}{Clock\ Period} \quad (Round\ off\ a\ whole\ number)$$

LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)

Parameter Notes	Symbol	MB81141623-010	MB81141623-012	MB81141623-015	Unit
CKE to Clock Disable	ICKE	1	1	1	cycle
DQM to Output in High-Z	IDQZ	2	2	2	cycle
DQM to Input Data Delay	IDQD	0	0	0	cycle
Last Output to Write Command Delay	IOWD	2	2	2	cycle
Write Command to Input Data Delay	IDWD	0	0	0	cycle
Precharge to Output in High-Z Delay 15	IROH	2	2	2	cycle
Mode Register Access to Bank Active(min.)	IMRD	2	2	2	cycle
CAS to CAS Delay (min.)	ICCD	1	1	1	cycle
CAS Bank Delay (min.)	ICBD	1	1	1	cycle


AC CHARACTERISTICS ... Continued


(Recommended operating conditions unless otherwise noted.) Note 2,3,4


Notes:


- ICC depends on the output termination or load conditions, clock cycle rate, and signal clocking rate; The specified values are obtained with the output open and no termination register.
- An initial pause (DESL or NOP) of 200µs is required after power-up followed by a minimum of eight Auto Refresh cycles.
- AC characteristics assume tT = 1ns and 30pF of capacitive load.
- 1.4V is the reference level for measuring timing of input signals. Transition times are measured between VIH (min) and VIL (max).
- Maximum value is a reference value and a device may work at a slower untested clock rate.
- 6. Assumes tRCD and tCAC are satisfied.
- tOVC also specifies the access time at burst mode except for first access.

- 8. Specified where output buffer is no longer driven.
- 9. Actual clock count of tRC (IRC) will be sum of clock count of tRAS (IRAS) and tRP (IRP).
- 10. tRAC is a reference value. Maximum value is obtained from the sum of tRCD (min) and tCAC (max).
- 11. Assumes tRAC and tOVC are satisfied.
- Operation within the tRCD (min) ensures that tRAC can be met; if tRCD is greater than the specified tRCD (min), access time is determined by tCAC or tOVC.
- 13. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula:
 - clock count equals base value divided by clock period (round off to a whole number).
- 14. The ICAC is programmed by the mode register.
- IROH depends on CAS Latency (CL). If CL is one, the IROH will be one cycle. All other case will be two cycles Refer to CL REGISTER of MODE REGISTER TABLE in page 27.












MODE REGISTER TABLE







FUNCTION DESCRIPTION:


The latency of CKE (ICKE) is one clock. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output remain the same data. During the write mode, data at the next clock of CSUS command is ignored.





- 1: Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
- 2: Precharge command can be posted in conjunction with CKE when burst mode is ended at this clock.
- 3: The ACTV command can be latched after fPDE (min) + 1clock(min.). It is recommended to apply NOP command in conjunction with CKE. It is also recommended to apply minimum of 4 clocks to stabilize external clock prior to ACTV command.








































Note:

- 1: All banks should be precharged prior to the first auto-refresh command (REF).
- 2: Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter.
- 3: Either NOP or DESL command should be issued during tRRD and tRC period while auto-refresh mode.
- 4: The second REF command can be issued after tRRD from the first REF command because the second REF command select the other bank.
- 5: Any activation command such as ACTV or MRS command other than REF command should be issued after tRC from the last REF comand.




- 1: Precharge command (PRE or PALL) should be asserted if any bank is active prior to self-refresh entry command (SELF).
- 2: The self-refresh exit command (SELFX) is latched after tPDE (min.). It is recommended to apply NOP command in conjunction with CKE. It is also recommended to apply minimum of 4 clocks to stabilize external clock prior to SELFX command.
- 3: Either NOP or DESL command can be used during tRC period.




PACKAGE DIMENSIONS

Suffix: PFTN



PACKAGE DIMENSIONS ... Continued

Suffix: PFTR



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED International Operations Dept. 1015,Kamikodanaka Nakahara-ku, Kawasaki 211, Japan Tel: (044)754-3753 FAX: (044)754-3332

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street San Jose, CA 95134–1804, USA. Tel: 408–922–9000 FAX: 408–432–9044, 9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10, 63303 Dreieich-Buchschlag, Germany Tel: (06103) 690–0

Tel: (06103) 690–0 Telex: 411963

FAX: (06103) 690-122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED #06-04 to #06-07 Plaza By The Park No.51 Bras Basah Road Singapore 0718 Tel: 336-1600

Telex: 55573 FAX: 336–1609