




32K×8 CMOS SRAM (Common I/O)

Features


- Organization: 32,768 words × 8 bits
- High speed
 - 10/12/15/20/25/35 ns address access time
 - 3/3/4/5/6/8 ns output enable access time
- Low power consumption
 - Active: 660 mW max (10 ns cycle)
 - Standby: 11 mW max, CMOS I/O
2.75 mW max, CMOS I/O, L version
 - Very low DC component in active power
- 2.0V data retention (L version)
- Equal access and cycle times
- Easy memory expansion with \overline{CE} and \overline{OE} inputs
- TTL-compatible, three-state I/O
- 28-pin JEDEC standard packages
 - 300 mil PDIP and SOJ
 - Socket compatible with 7C512 and 7C1024
 - 330 mil SOIC
 - 8×13.4 TSOP
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

SRAM

Logic block diagram



Pin arrangement



Selection guide

	7C256-10	7C256-12	7C256-15	7C256-20	7C256-25	7C256-35	Unit
Maximum address access time	10	12	15	20	25	35	ns
Maximum output enable access time	3	3	4	5	6	8	ns
Maximum operating current	120	115	110	100	90	80	mA
Maximum CMOS standby current	L	0.5	0.5	0.5	0.5	0.5	mA



Functional description

The AS7C256 is a high performance CMOS 262,144-bit Static Random Access Memory (SRAM) organized as 32,768 words × 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20/25/35 ns with output enable access times (t_{OE}) of 3/3/4/5/6/8 ns are ideal for high performance applications. A chip enable (\overline{CE}) input permits easy memory expansion with multiple-bank memory organizations.

When \overline{CE} is HIGH the device enters standby mode. The standard AS7C256 is guaranteed not to exceed 11 mW power consumption in standby mode; the L version is guaranteed not to exceed 2.75 mW, and typically requires only 500 μ W. The L version also offers 2.0V data retention, with maximum power consumption in this mode of 300 μ W

A write cycle is accomplished by asserting chip enable (\overline{CE}) and write enable (\overline{WE}) LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting chip enable (\overline{CE}) and output enable (\overline{OE}) LOW, with write enable (\overline{WE}) HIGH. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is HIGH, or write enable is LOW, output drivers stay in high-impedance mode

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C256 is packaged in all high volume industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	V_t	-0.5	+7.0	V
Power dissipation	P_D	-	1.0	W
Storage temperature (plastic)	T_{stg}	-55	+150	°C
Temperature under bias	T_{bias}	-10	+85	°C
DC output current	I_{out}	-	20	mA

Stresses greater than those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

\overline{CE}	\overline{WE}	\overline{OE}	Data	Mode
H	X	X	High Z	Standby (I_{SB} , I_{SB1})
L	H	H	High Z	Output disable
L	H	L	D_{out}	Read
L	L	X	D_{in}	Write

X = Don't Care, L = LOW, H = HIGH

Recommended operating conditions

($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	V_{IH}	2.2	-	$V_{CC}+1$	V
	V_{IL}	-0.5	-	0.8	V

* V_{IL} min = -3.0V for pulse width less than $t_p/2$



SRAM

DC operating characteristics¹

(V_{CC} = 5V ± 10%, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	Test Conditions	-10		-12		-15		-20		-25		-35		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	I _{LI}	V _{CC} = max, V _{in} = GND to V _{CC}	-	1	-	1	-	1	-	1	-	1	-	1	μA
Output leakage current	I _{LO}	\overline{CE} = V _{IH} , V _{CC} = max, V _{out} = GND to V _{CC}	-	1	-	1	-	1	-	1	-	1	-	1	μA
Operating power supply current	I _{CC}	\overline{CE} = V _{IL} , f = f _{max} , I _{out} = 0 mA	-	120	-	115	-	110	-	100	-	90	-	80	mA
			L	-	115	-	110	-	105	-	95	-	85	-	75
Standby power supply current	I _{SB}	\overline{CE} = V _{IH} , f = f _{max}	-	45	-	40	-	30	-	30	-	25	-	25	mA
			L	-	40	-	35	-	25	-	25	-	20	-	20
Standby power supply current	I _{SB1}	\overline{CE} > V _{CC} -0.2V, f = 0, V _{in} ≤ 0.2V or V _{in} ≥ V _{CC} -0.2V	-	2.0	-	2.0	-	2.0	-	2.0	-	2.0	-	2.0	mA
			L	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5
Output voltage	V _{OL}	I _{OL} = 8 mA, V _{CC} = min	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	V
	V _{OH}	I _{OH} = -4 mA, V _{CC} = min	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	V

Capacitance²

(f = 1 MHz, T_a = Room temperature, V_{CC} = 5V)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, \overline{CE} , \overline{WE} , \overline{OE}	V _{in} = 0V	5	pF
I/O capacitance	C _{I/O}	I/O	V _{in} = V _{out} = 0V	7	pF

Read cycle^{3,9}

(V_{CC} = 5V ± 10%, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	-10		-12		-15		-20		-25		-35		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t _{RC}	10	-	12	-	15	-	20	-	25	-	35	-	ns	
Address access time	t _{AA}	-	10	-	12	-	15	-	20	-	25	-	35	ns	3
Chip enable (\overline{CE}) access time	t _{ACE}	-	10	-	12	-	15	-	20	-	25	-	35	ns	3
Output enable (\overline{OE}) access time	t _{OE}	-	3	-	3	-	4	-	5	-	6	-	8	ns	
Output hold from address change	t _{OH}	2	-	3	-	3	-	3	-	3	-	3	-	ns	5
\overline{CE} LOW to output in Low Z	t _{CLZ}	3	-	3	-	3	-	3	-	3	-	3	-	ns	4, 5
\overline{CE} HIGH to output in High Z	t _{CHZ}	-	3	-	3	-	4	-	5	-	6	-	8	ns	4, 5
\overline{OE} LOW to output in Low Z	t _{OLZ}	0	-	0	-	0	-	0	-	0	-	0	-	ns	4, 5
\overline{OE} HIGH to output in High Z	t _{OHZ}	-	3	-	3	-	4	-	5	-	6	-	8	ns	4, 5
Power up time	t _{PU}	0	-	0	-	0	-	0	-	0	-	0	-	ns	4, 5
Power down time	t _{PD}	-	10	-	12	-	15	-	20	-	25	-	35	ns	4, 5

Key to switching waveforms

Rising input

Falling input

Undefined output/don't care


AS7C256
AS7C256L



SRAM


Read waveform 1^{3,6,7,9}

Address controlled



Read waveform 2^{3,6,8,9}

\overline{CE} controlled



Write cycle

($V_{CC} = 5V \pm 10\%$, $GND = 0V$, $T_a = 0^\circ C$ to $+70^\circ C$)


Parameter	Symbol	-10		-12		-15		-20		-25		-35		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t_{WC}	10	-	12	-	15	-	20	-	20	-	30	-	ns	
Chip enable to write end	t_{CW}	9	-	10	-	12	-	12	-	15	-	20	-	ns	
Address setup to write end	t_{AW}	9	-	10	-	12	-	12	-	15	-	20	-	ns	
Address setup time	t_{AS}	0	-	0	-	0	-	0	-	0	-	0	-	ns	
Write pulse width	t_{WP}	7	-	8	-	9	-	12	-	15	-	17	-	ns	
Address hold from end of write	t_{AH}	0	-	0	-	0	-	0	-	0	-	0	-	ns	
Data valid to write end	t_{DW}	6	-	6	-	8	-	10	-	10	-	15	-	ns	
Data hold time	t_{DH}	0	-	0	-	0	-	0	-	0	-	0	-	ns	4, 5
Write enable to output in High Z	t_{WZ}	-	5	-	5	-	5	-	5	-	5	-	5	ns	4, 5
Output active from write end	t_{OW}	3	-	3	-	3	-	3	-	3	-	3	-	ns	4, 5



SRAM


Write waveform 1

\overline{WE} controlled



Write waveform 2

\overline{CE} controlled




Data retention characteristics

L version only

Parameter	Symbol	Test conditions	Min	Max	Unit
V_{CC} for data retention	V_{DR}	$V_{CC} = 2.0V$	2.0	—	V
Data retention current	I_{CCDR}	$\overline{CE} \geq V_{CC} - 0.2V$	—	150	μA
Chip enable to data retention time	t_{CDR}	$V_{in} \geq V_{CC} - 0.2V$ or $V_{in} \leq 0.2V$	0	—	ns
Operation recovery time	t_R		t_{RC}	—	ns
Input leakage current	$ I_{LI} $		—	1	μA

Data retention waveform

L version only





AC test conditions

- Output load: see Figure B, except for t_{CLZ} and t_{CHZ} see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load





Figure C: Output load for t_{CLZ} , t_{CHZ}

*including scope and jig capacitance


Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5pF$ as in Figure C. Transition is measured $\pm 500mV$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 \overline{WE} is HIGH for read cycle.
- 7 \overline{CE} and \overline{OE} are LOW for read cycle.
- 8 Address valid prior to or coincident with \overline{CE} transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 \overline{CE} or \overline{WE} must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.



SRAM

Typical DC and AC characteristics



AS7C256
AS7C256L



AS7C256 ordering information

Package / Access time	10 ns	12 ns	15 ns	20 ns	25 ns	35 ns
Plastic DIP, 300 mil		AS7C256-12PC	AS7C256-15PC	AS7C256-20PC	AS7C256-25PC	AS7C256-35PC
		AS7C256L-12PC	AS7C256L-15PC	AS7C256L-20PC	AS7C256L-25PC	AS7C256L-35PC
Plastic SOJ, 300 mil	AS7C256-10JC	AS7C256-12JC	AS7C256-15JC	AS7C256-20JC	AS7C256-25JC	AS7C256-35JC
	AS7C256L-10JC	AS7C256L-12JC	AS7C256L-15JC	AS7C256L-20JC	AS7C256L-25JC	AS7C256L-35JC
Plastic SOIC, 330 mil	AS7C256-10SC	AS7C256-12SC	AS7C256-15SC	AS7C256-20SC	AS7C256-25SC	AS7C256-35SC
	AS7C256L-10SC	AS7C256L-12SC	AS7C256L-15SC	AS7C256L-20SC	AS7C256L-25SC	AS7C256L-35SC
TSOP 8x13.4	AS7C256-10TC	AS7C256-12TC	AS7C256-15TC	AS7C256-20TC	AS7C256-25TC	AS7C256-35TC
	AS7C256L-10TC	AS7C256L-12TC	AS7C256L-15TC	AS7C256L-20TC	AS7C256L-25TC	AS7C256L-35TC

AS7C256 part numbering system

AS7C	256	X	-XX	X	C
SRAM prefix	Device number	Blank = Standard power Access L = Low power	time	Package: P = PDIP 300 mil S = SOIC 330 mil	J = SOJ 300 mil T = TSOP 8x14 Commercial temperature range. 0°C to 70 °C

SRAM