

**4Mx4 CMOS EDO Dynamic RAM 3.3V**



ADVANCED*

FEATURES

- Fast Access Time (t_{RAC}): 70, 80, 100ns
- Power Supply: 3.3V \pm 0.3V
- Packaging:
 - 24/26 pin Ceramic Flatpack (FP)
 - 24/26 pin Ceramic Flatpack, Lead Formed (F1)
 - 24/28 pin Ceramic Flatpack (FB)
 - 24/28 pin Ceramic Flatpack, Lead Formed (F2)
- Commercial, Industrial and Military Temperature Ranges
- Extended Data Out (EDO) Page Mode Access Cycle.

- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Common I/O
- 2K Cycle Refresh = 32ms
- Low Active Power Dissipation
- Low Standby Power Dissipation

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

PIN CONFIGURATION FOR WMD4M4-XXX**24/26 pin (FP, F1)****TOP VIEW****24/28 pin (FB, F2)****TOP VIEW****PIN DESCRIPTION**

A0-10	Address Inputs
I/O0-3	Data Input/Outputs
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
Vcc	+3.3V Power Supply
GND	Ground
NC	Not Connected



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Short Circuit Output Current	I _{OS}		50	mA
Power Dissipation	P _D		1	W
Supply Voltage Range	V _{CC}	-1.0	4.6	V
Voltage Range on any Pin*	V _T	-1.0	5.5	V

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

* All voltage values are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.0	5.5	V
Input Low Voltage	V _{IL}	-1.0	+0.8	V
Operating Temp. (Com.)	T _A	0	+70	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C
Operating Temp. (Mil.)	T _A	-55	+125	°C

CAPACITANCE

(T_A = 25°C)


Parameter	Symbol	Max	Unit
A0-10 Input Capacitance	C _{I(A)}	6	pF
RAS and CAS Input Capacitance	C _{I(RC)}	7	pF
OE Input Capacitance	C _{I(OE)}	7	pF
WE Input Capacitance	C _{I(WE)}	7	pF
I/O Capacitance (CAS = V _{IH} to Disable Output)	C _{I/O}	8	pF

This parameter is guaranteed by design but not tested.

TRUTH TABLE

Function		RAS	CAS	WE	OE	Address		Data In/Out
						t _r	t _c	I/O-s
Standby		H	H→X	X	X	X	X	High-Z
Read		L	L	H	L	ROW	COL	Data-Out
Early Write		L	L	L	X	ROW	COL	Data-In
Read Write		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO-Page-Mode Read	1st cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd cycle	L	H→L	H	L	n/a	COL	Data-Out
EDO-Page-Mode Early Write	1st cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd cycle	L	H→L	L	X	n/a	COL	Data-In
EDO-Page-Mode Read-Write	Any cycle	L	L→H	H	L	n/a	n/a	Data-Out
	1st cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS-Only Refresh		L	H	X	X	ROW	n/a	High-Z
Hidden Refresh (Read)		L→H→L	L	H	L	ROW	COL	Data-Out
Hidden Refresh (Write)		L→H→L	L	L	X	ROW	COL	Data-In
CBR Refresh		H→L	L	H	X	X	X	High-Z

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.

**DC CHARACTERISTICS**(V_{CC} = 3.3V, T_A = -55°C to +125°C)

Parameter	Test Condition	Symbol	Min	Max	Units
High Level Output Voltage	I _{OH} = -2mA	V _{OH}	2.4		V
Low Level Output Voltage	I _{OL} = 2mA	V _{OL}		0.4	V
Input Current (Leakage)	V _I = 0V to +3.6V All others = 0V	I _I		10	μA
Output current (Leakage)	V _O = 0V to V _{CC} , data floating	I _O		20	μA
Read or Write Cycle Current (1,2)	V _{CC} = 3.6V, minimum cycle	I _{CC1}		80	mA
Standby Current	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = V _{IH} , output open	I _{CC2}		2	mA
Average Page Current (1,2)	$\overline{\text{RAS}}$ = V _{IL} , $\overline{\text{CAS}}$ cycling, minimum cycle	I _{CC4}		80	mA

NOTES:

1. I_{CC1} and I_{CC4} depend on cycle rate.
2. I_{CC1} and I_{CC4} depend on output loading, specified values are obtained with the output open.

AC CHARACTERISTICS FOR READ ONLY OPERATIONS(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C) Note 1

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
Access Time from $\overline{\text{CAS}}$ (2,3)	t _{CAC}		20		20		25	ns
Access Time from $\overline{\text{RAS}}$ (2,4)	t _{RAC}		70		80		100	ns
Column Address Access Time (2)	t _{CAA}		35		40		50	ns
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}		40		40		50	ns
Access Time from $\overline{\text{OE}}$ (2)	t _{OE A}		20		20		25	ns
Output Low Impedance Time from $\overline{\text{CAS}}$ Low (5)	t _{CLZ}	0		0		0		ns
Output Disable Time after $\overline{\text{CAS}}$ High (6)	t _{OFF}	0	15	0	20	0	20	ns
Output Disable Time after $\overline{\text{OE}}$ High (6)	t _{DISOE}	0	15	0	20	0	20	ns

NOTES:

1. An initial pause of 100μs is required after power-up, followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -only or CBR with $\overline{\text{WE}}$ High), before proper device operation is ensured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the t_{REF} requirement is exceeded.
2. Measured with a load circuit equivalent to 2t_{TRL} loads 100pF, V_{OL} = 0.8V and V_{OH} = 2.0V.
3. Assumes that t_{ACO} ≥ t_{ACD} (max).
4. Assumes that t_{ACO} ≤ t_{ACD} (max).
5. Guaranteed by design, but not tested.
6. t_{OFF} (max) defines the time at which the output achieves the high impedance state (I_{OUT} ≤ ±10μA) and is not reference to V_{OH} (min) or V_{OL} (max).



AC OPERATIONS AND CHARACTERISTICS

(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
Refresh Cycle	t _{REF}		32		32		32	ms
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50		60		80		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time (9)	t _{RCO}	20	50	20	60	25	75	ns
Delay $\overline{\text{CAS}}$ High to $\overline{\text{RAS}}$ Low	t _{CRP}	5		5		5		ns
$\overline{\text{CAS}}$ Precharge Time (Non Page Mode)	t _{CP}	10		10		10		ns
Column Address Delay Time from $\overline{\text{RAS}}$ Low (10)	t _{RAD}	15	35	15	40	20	50	ns
Row Address Setup Time	t _{ASR}	0		0		0		ns
Column Address Setup Time (11)	t _{ASC}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		10		15		ns
Column Address Hold Time	t _{CAH}	15		15		20		ns
Transition Time (12)	t _T	2	30	2	30	2	30	ns

NOTES:

- The timing requirements are assumed t_r = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals.
- t_{RCO} (max) is specified as a reference point only. If t_{RCO} is less than t_{RCO} (max), access time is t_{RAC}. If t_{RCO} is greater than t_{RCO} (max), access time is defined as t_{CAC} and t_{CAA} as shown in note 3.
- t_{RAD} (max) is specified as a reference point only. If t_{RAD} ≥ t_{RAD} (max), access time is assumed by t_{CAA} for read cycle.
- t_{ASC} (max) is specified as a reference point only of address access time.
- t_T is measured between V_{IH} (min) and V_{IL} (max).

AC CHARACTERISTICS FOR READ OPERATIONS

(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C) Notes 1, 13, 14

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	130		150		190		ns
$\overline{\text{RAS}}$ Low Pulse Width	t _{RAS}	70	100,000	80	100,000	100	100,000	ns
$\overline{\text{CAS}}$ Low Pulse Width	t _{CAS}	15	100,000	20	100,000	25	100,000	ns
$\overline{\text{CAS}}$ Hold Time after $\overline{\text{RAS}}$ Low	t _{CSH}	55		65		85		ns
$\overline{\text{RAS}}$ Hold Time after $\overline{\text{CAS}}$ Low	t _{RSH}	15		15		20		ns
Read Setup Time before $\overline{\text{CAS}}$ Low	t _{RCS}	0		0		0		ns
Read Hold Time after $\overline{\text{CAS}}$ High (1)	t _{RCH}	0		0		0		ns
Read Hold Time after $\overline{\text{RAS}}$ High (1)	t _{RRH}	0		0		0		ns
Column Address to $\overline{\text{RAS}}$ Setup	t _{RAL}	35		40		50		ns
Precharge to $\overline{\text{CAS}}$ Active	t _{RPC}	5		5		5		ns
Delay Time, Data to $\overline{\text{OE}}$ Low	t _{DOEL}	0		0		0		ns
Delay Time, $\overline{\text{OE}}$ High to Data	t _{OEHD}	20		20		25		ns

NOTES:

- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.



AC CHARACTERISTICS FOR WRITE OPERATIONS

(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{wc}	130		150		190		ns
$\overline{\text{RAS}}$ Low Pulse Width	t _{TRAS}	70	100,000	80	100,000	100	100,000	ns
$\overline{\text{CAS}}$ Low Pulse Width	t _{CAS}	15	100,000	20	100,000	25	100,000	ns
$\overline{\text{CAS}}$ Hold Time after $\overline{\text{RAS}}$ Low	t _{CASH}	55		65		85		ns
$\overline{\text{RAS}}$ Hold Time after $\overline{\text{CAS}}$ Low	t _{TRSH}	15		15		20		ns
Write Setup Time before $\overline{\text{CAS}}$ Low (1)	t _{wCS}	0		0		0		ns
Write Hold Time after $\overline{\text{CAS}}$ Low	t _{wCH}	12		15		20		ns
$\overline{\text{CAS}}$ Hold Time after $\overline{\text{WE}}$ Low	t _{cWL}	15		20		25		ns
$\overline{\text{RAS}}$ Hold Time after $\overline{\text{WE}}$ Low	t _{rWL}	15		20		25		ns
Write Pulse Width	t _{WP}	12		15		20		ns
Data Setup Time (1)	t _{DS}	0		0		0		ns
Data Hold Time after $\overline{\text{CAS}}$ Low (1)	t _{DH}	12		15		20		ns
Delay Time, $\overline{\text{OE}}$ High to Data	t _{OEHD}	20		20		25		ns
$\overline{\text{OE}}$ Hold Time after $\overline{\text{WE}}$ Low	t _{HWOE}	20		20		25		ns

1. t_{wcs}, t_{rwD}, t_{cwD}, and t_{awD} do not define the limits of operation, but are included as electrical characteristics only.

When t_{wcs} ≥ t_{wcs} (min), an early write cycle is performed, and the data output keeps the high-impedance state. When t_{rwD} ≥ t_{rwD} (min), t_{cwD} ≥ t_{cwD} (min) and t_{awD} ≥ t_{awD} (min), a read write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above conditions is satisfied, the condition of the output (at the access time and until $\overline{\text{CAS}}$ goes back to V_{IH}) is indeterminate.

AC CHARACTERISTICS FOR READ-WRITE OPERATIONS

(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
Read-ModifyWrite Cycle Time	t _{rwC}	180		200		220		ns
$\overline{\text{RAS}}$ Low Pulse Width	t _{TRASW}	70	100,000	80	100,000	100	100,000	ns
$\overline{\text{CAS}}$ Low Pulse Width	t _{CASW}	20	100,000	20	100,000	25	100,000	ns
$\overline{\text{CAS}}$ Hold Time after $\overline{\text{RAS}}$ Low	t _{CASHW}	55		65		85		ns
$\overline{\text{RAS}}$ Hold Time after $\overline{\text{CAS}}$ Low	t _{TRSHW}	15		15		20		ns
Read Setup Time before $\overline{\text{CAS}}$ Low	t _{rcs}	0		0		0		ns
$\overline{\text{CAS}}$ Low to $\overline{\text{WE}}$ Low Delay (1)	t _{cwD}	45		45		50		ns
$\overline{\text{RAS}}$ Low to $\overline{\text{WE}}$ Low Delay (1)	t _{rwD}	90		105		120		ns
$\overline{\text{CAS}}$ Hold after $\overline{\text{WE}}$ Low	t _{cWL}	15		20		25		ns
$\overline{\text{RAS}}$ Hold after $\overline{\text{WE}}$ Low	t _{rWL}	15		20		25		ns
Write Pulse Width	t _{WP}	12		15		20		ns
Data Setup Time	t _{DS}	0		0		0		ns
Data Hold Time after $\overline{\text{CAS}}$ Low	t _{DH}	12		15		20		ns
Address to $\overline{\text{WE}}$ Low Delay (1)	t _{awD}	65		70		80		ns
Delay Time, $\overline{\text{OE}}$ High to Data	t _{OEHD}	20		20		25		ns
$\overline{\text{OE}}$ Hold Time after Write Low	t _{HWOE}	20		20		25		ns

1. t_{wcs}, t_{rwD}, t_{cwD}, and t_{awD} do not define the limits of operation, but are included as electrical characteristics only.

When t_{wcs} ≥ t_{wcs} (min), an early write cycle is performed, and the data output keeps the high-impedance state. When t_{rwD} ≥ t_{rwD} (min), t_{cwD} ≥ t_{cwD} (min) and t_{awD} ≥ t_{awD} (min), a read write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above conditions is satisfied, the condition of the output (at the access time and until $\overline{\text{CAS}}$ goes back to V_{IH}) is indeterminate.

**PAGE MODE OPERATIONS**(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
EDO Page Mode Cycle Time	t _{PC}	35		40		50		ns
EDO Page Mode for R/W, R/M/W Cycle Time	t _{PRWC}	85		90		100		ns
RAS Low Pulse Width for Read, Write Cycle	t _{RASP}	70	100,000	80	100,000	100	100,000	ns
CAS Low Pulse Width for Read Cycle	t _{CAS}	15	100,000	20	100,000	25	100,000	ns
CAS Pulse Width (Page Mode)	t _{CP}	10		10		10		ns
RAS Hold Time after CAS Low	t _{RSH}	15		15		20		ns

WRITE REFRESH OPERATIONS *(V_{CC} = 3.3V ± 0.3V, T_A = -55°C to +125°C)

Parameter	Symbol	-70		-80		-100		Units
		Min	Max	Min	Max	Min	Max	
CAS Setup for CAS before RAS Refresh	t _{CSR}	5		10		10		ns
CAS Hold for CAS before RAS Refresh	t _{CHR}	15		15		15		ns
Precharge to CAS Active	t _{RPC}	5		5		5		ns
Write Setup Time	t _{WRP}	10		10		10		ns
Write Hold Time	t _{WRH}	10		10		10		ns

* Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.



GENERAL DESCRIPTION

The 4M x 4 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. $\overline{\text{RAS}}$ is used to latch the row address. Once the page has been opened by $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ is used to latch the column address. Read and Write cycles are selected with the $\overline{\text{WE}}$ input. A logic High on $\overline{\text{WE}}$ dictates Read mode while a logic Low on $\overline{\text{WE}}$ dictates Write mode. During a Write cycle, data-in (I) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes Low prior to $\overline{\text{CAS}}$ going Low, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle, regardless of $\overline{\text{OE}}$.

A logic High on $\overline{\text{WE}}$ dictates Read mode while logic Low on $\overline{\text{WE}}$ dictates Write mode. During a Write cycle, data-in is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. An Early Write occurs when $\overline{\text{WE}}$ is taken Low prior to $\overline{\text{CAS}}$ falling. A Late Write or Read-Modify-Write occurs when $\overline{\text{WE}}$ falls after $\overline{\text{CAS}}$ was taken Low. During Early Write cycles, the outputs (O) will remain High-Z regardless of the state of $\overline{\text{OE}}$. During Late Write or Read-Modify-Write cycles, $\overline{\text{OE}}$ must be taken High to disable the data outputs prior to applying input data. If a Late Write or Read-Modify-Write is attempted while keeping $\overline{\text{OE}}$ Low, no write will occur, and the data outputs will drive read data from the accessed location.

The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

PAGE ACCESS

Page operations allow faster data operations (Read, Write or Read-Modify-Write) within a row-address-defined page boundary. The Page cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ Low and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ High terminates the Page Mode operation, i.e. closes the page.

EDO PAGE MODE

The 4M x 4 EDO DRAM provides EDO Page Mode, which is an accelerated Fast Page Mode cycle. The primary advantage of EDO is the availability of data-out even after $\overline{\text{CAS}}$ returns High. EDO allows $\overline{\text{CAS}}$ precharge time (tcp) to occur without the output data going invalid. This elimination of $\overline{\text{CAS}}$ output control allows pipeline Reads.

Fast Page Mode DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. EDO Page Mode DRAMs operate like Fast Page Mode DRAMs, except data will remain valid or become valid after $\overline{\text{CAS}}$ goes High during Reads, provided $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held Low. If $\overline{\text{OE}}$ is pulsed while $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are Low, data will toggle from valid data to High-Z and back to the same valid data. If $\overline{\text{OE}}$ is toggled or pulsed after $\overline{\text{CAS}}$ goes High while $\overline{\text{RAS}}$ remains Low, data will transition to and remain High-Z. $\overline{\text{WE}}$ can also perform the function of disabling the output devices under certain conditions.


During an application, if the I/O outputs are wire OR'd $\overline{\text{OE}}$ must be used to disable idle banks of DRAMs. Alternatively, pulsing $\overline{\text{WE}}$ to the idle banks during $\overline{\text{CAS}}$ high time will also High-Z the outputs. Independent of $\overline{\text{OE}}$ control, the outputs will disable after toff, which is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.

REFRESH


Preserve correct memory cell data by maintaining power and executing any $\overline{\text{RAS}}$ cycle (Read, Write) or $\overline{\text{RAS}}$ refresh CYCLE ($\overline{\text{RAS}}$ -only, CBR, or Hidden) so that all combinations of $\overline{\text{RAS}}$ addresses (2,048) are executed within tREF (max), regardless of sequence. The CBR Refresh cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

STANDBY


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ High terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ High time.

**PACKAGE DIMENSION: 24/26 PIN, CERAMIC FLATPACK (FP)**


ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE DIMENSION: 24/26 PIN, CERAMIC FLATPACK, LEAD FORMED (F1)

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**PACKAGE DIMENSION: 24/28 PIN, CERAMIC FLATPACK (FB)**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE DIMENSION: 24/28 PIN, CERAMIC FLATPACK, LEAD FORMED (F2)

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**ORDERING INFORMATION****W M D E 4 M 4 V - X X X X X****DEVICE GRADE:**

M = Military Screened -55°C to +125°C
I = Industrial -40°C to +85°C
C = Commercial 0°C to +70°C

PACKAGE:

FP = 24/26 pin, Ceramic Flatpack
F1 = 24/26 pin, Ceramic Flatpack, Lead Formed
FB = 24/28 pin, Ceramic Flatpack
F2 = 24/28 pin, Ceramic Flatpack, Lead Formed

ACCESS TIME (ns)**Low Voltage Supply 3.3V ± 0.3V****ORGANIZATION, 4M x 4**

Blank = Fast Page Mode (FPM)
E = Extended Data Out Mode (EDO)

DRAM**MONOLITHIC****WHITE MICROELECTRONICS**