

## **AP9A401**

#### **512 x 9 CMOS FIFO**

#### **Features**


- Fast access times: 15, 20, 25, 35 ns
- · Full CMOS dual-port memory array
- · Asynchronous read and write
- Expandable-in width and depth
- · Full, half-full and empty status flags
- · Read retransmit capability
- TTL-compatible I/O
- 32-Pin PLCC package
- Functionally compatible with the IDT7201

#### **Functional Description**

The AP9A401 is a dual-port memory with internal addressing to implement a first-in, first-out algorithm. Through an advanced dual-port architecture, it provides a fully asynchronous read/write operation. Empty, full and half-full status flags are provided to prevent data overflow and underflow. In addition, internal logic provides for unlimited expansion in both word size and depth.

Read and write operations automatically access sequential locations in memory so that data is read out in the same order that it was written. Since the address sequence is internally predefined, no external address information is required for the operation of this device. A ninth data bit is provided for parity or control information often needed in communication applications.

Empty, full and half-full status flags monitor the data that has been written into the FIFO, and prevent improper operations (i.e., a Read if the FIFO is empty, or a write if the FIFO is full). A retransmit feature resets the Read address pointer to its initial position, thereby allowing repetitive readout of the same data. Expansion-in and expansion-out pins implement an expansion scheme that allows individual FIFOs to be cascaded to greater depth without incurring additional latency (bubblethrough) delays.



#### **Selection Guide**

	AP9A401-15	AP9A401-20	AP9A401-25	AP9A401-35
Maximum Access Time (ns)	15	20	25	35
Maximum Operating Current (mA)	100	100	100	100
Maximum Standby Current (mA)	15	15	15	15



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)


 $\label{eq:continuous_continuous$ 

#### **Electrical Characteristics** Over the Operating Range ( $0^{\circ}C \le T_A \le 70^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ )

			9A401-15		9A401-20		9A401-25		9A401-35		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
$I_{CC}$	Supply Current <sup>4</sup>	Measured at f = 40 MHz		100		100		100		100	mA
$I_{CC2}$	Standby Current <sup>4</sup>	All Inputs = $V_{IN}$		15		15		15		15	mA
$I_{CC3}$	Power Down Current <sup>4</sup>	All Inputs = $V_{CC}$ -0.2 V		5		5		5		5	mA
$I_{LI}$	Input Leakage Current	$V_{\rm CC} = 5.5 \text{ V},$	-10	10	-10	10	-10	10	-10	10	A
		$V_{IN} = 0 \text{ V to } V_{CC}$									1
$I_{LO}$	Output Leakage	$\overline{R} \ge V_{IH}, 0 \ V \le V_{OUT} \le V_{CC}$	-10	10	-10	10	-10	10	-10	10	A
	Current										1
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}$	2.4		2.4		2.4		2.4		V
$V_{OL}$	Output Low Voltage	$I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4		0.4	V
$V_{\mathrm{IH}}$	Input High Voltage		2.0	$V_{CC}$	2.0	$V_{CC}$	2.0	$V_{CC}$	2.0	$V_{CC}$	V
				+0.5		+0.5		+0.5		+0.5	
$V_{\mathrm{IL}}$	Input Low Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V

#### Capacitance<sup>5, 6</sup>

Capacitance			
Symbol	Description	Max.	Unit
C <sub>IN</sub>	Input Capacitance	5	pF
C <sub>IO</sub>	I/O Capacitance	7	pF



#### Notes:

- 1. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Negative undershoots of  $1.5\ V$  in amplitude are permitted for up to  $10\ ns$  once per cycle.
- 3. Not to exceed +7 V.

- 4.  $I_{CC},\,I_{CC2}$  and  $I_{CC3}$  are dependent upon output loading and cycle rates. Specified values are with outputs open.
- 5. Sample tested only
- 6. Capacitances are maximum values at 25  $\,$  C measured at 1.0 MHz with  $V_{\rm IN}=0$  V.



## **Switching Characteristics** Over the Operating Range $(0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}, \text{V}_{\text{CC}} = 5\text{V} \pm 10\%)^{7}$

Parameter   Para	Ĭ	<u>'</u>	9A401-15 9A401-20			01-25	9A401-35				
tRC         Read Cycle Time         25         30         35         45           tA         Access Time         15         20         25         35           tRR         Read Read Recover Time         10         10         10         10           tRPW         Read Pulse Width*         15         20         25         35           tRIZ         Data Bus Active from Read LOW°         5         5         5         5           tWLZ         Data Bus Active from Write HIGHP.*0         10         10         10         10         10           tpv         Data Valid from Read Pulse HIGH         5         5         5         5         5           tpv         Data Bus High-Z from Read HIGH9*         15         15         15         15         15           tpv         Data Bus High-Z from Read HIGH9*         15         15         15         15         15           twrite Cycle         Write Cycle Time         25         30         35         45         45           twreath         Write Recycle Time         25         30         35         45         45           twp         Write Pulse Width         15         20         25         35 </th <th>Parameter  </th> <th>Description</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Unit</th>	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tA         Access Time         15         20         25         35           IRR         Read Reacover Time         10 <t< td=""><td>Read Cycle</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>l.</td><td></td></t<>	Read Cycle									l.	
tA         Access Time         15         20         25         35           tRR         Read Read Recover Time         10         10         10         10         10           IRPW         Read Pulse Width*         15         20         25         35         1           IRIZ         Data Bus Active from Read LOW*         5         5         5         5         5           IWIZ         Data Bus Active from Write HIGH**         10         10         10         10         10           IWIZ         Data Bus High-Z from Read HIGH*         5         5         5         5         5           IRIZ         Data Bus High-Z from Read HIGH**         15         15         15         15         15           IRIZ         Data Bus High-Z from Read HIGH**         15         5         5         5         5         5           IRIZ         Data Bus High-Z from Read HIGH**         15         20         25         35         45           IRIZ         Write Cycle         15         25         30         35         45         15           Write Cycle         15         25         30         35         45         15         10         10	t <sub>RC</sub>	Read Cycle Time	25		30		35		45		ns
t <sub>RR</sub> R         Read Recover Time         10         10         10         10         10           t <sub>RNW</sub> Read Pulse Width§         15         20         25         35           t <sub>RLZ</sub> Data Bus Active from Read LOW9         5         5         5         5         5           t <sub>WLZ</sub> Data Bus Active from Read Pulse HIGH         5         5         5         5         5           t <sub>RHZ</sub> Data Bus High-Z from Read HIGH9         15	-	Access Time		15		20		25		35	ns
I <sub>RPW</sub> Read Pulse Width <sup>8</sup> 15         20         25         35           I <sub>RLZ</sub> Data Bus Active from Read LOW <sup>9</sup> 5         5         5         5           I <sub>WIZ</sub> Data Bus Active from Write HIGH <sup>9, 30</sup> 10         10         10         10           I <sub>DV</sub> Data Valid from Read Pulse HIGH         5         5         5         5         5           I <sub>WI</sub> Data Bus High-Z from Read HIGH <sup>9</sup> 15         10		Read Recover Time	10		10		10		10		ns
I <sub>RLZ</sub> Data Bus Active from Read LOW®         5         5         5         5         5           I <sub>WLZ</sub> Data Bus Active from Write HIGH®, 10         10         10         10         10           I <sub>DV</sub> Data Bus Aligh from Read Pulse HIGH®         5         5         5         5           I <sub>RIZ</sub> Data Bus High-Z from Read HIGH®         15		Read Pulse Width <sup>8</sup>	15		20		25		35		ns
twl.Z         Data Bus Active from Write HIGH <sup>9, 10</sup> 10         15         5         5         5         5         5         5         5         5         5         5         5         5         5         16         10         10         10         10         10         <		Data Bus Active from Read LOW9	5		5		5		5		ns
t <sub>DV</sub> Data Valid from Read Pulse HIGH         5         5         5         5           t <sub>RHZ</sub> Data Bus High-Z from Read HIGHP         15         15         15         15           Write Cycle         UWC         Write Cycle Time         25         30         35         45           twpw         Write Pulse Widths         15         20         25         35           twR         Write Recovery Time         10         10         10         10           tsD         Data Set-up Time         10         10         10         15           tmD         Data Hold Time         0         0         0         0         0           Reset Timing         10         10         10         15         15           tRSC         Reset Cycle Time         25         30         35         45           tRSS         Reset Pulse Width         15         20         25         35           tRsR         Reset Recovery Time         10         10         10         10           tRSS         Read HIGH to RS HIGH         15         20         25         35           twrss         Write HIGH to RS HIGH         15		Data Bus Active from Write HIGH9, 10	10		10		10		10		ns
IRIIZ         Data Bus High-Z from Read HIGH?         15         15         15         15           Write Cycle         twc         Write Cycle Time         25         30         35         45           Iwpw         Write Pulse Width³         15         20         25         35           Iwm         Write Recovery Time         10         10         10         10           IsD         Data Set-up Time         10         10         10         15           InD         Data Hold Time         0         0         0         0         0           Reset Timing         0         0         0         0         0         0           Reset Reset Pulse Width         15         20         25         35         15           IRS         Reset Recovery Time         10         10         10         10           IRRSS         Read HIGH to RS HIGH         15         20         25         35           WRSS         Write HIGH to RS HIGH         15         20         25         35           Iwrs         Write HIGH to RS HIGH         15         20         25         35           Iwrs         Retransmit Timing         20         <		Data Valid from Read Pulse HIGH	5		5		5		5		ns
Write Cycle         IWC         Write Cycle Time         25         30         35         45           IWPW         Write Pulse Widths         15         20         25         35           IWR         Write Recovery Time         10         10         10         10         10           ISD         Data Set-up Time         10         10         10         10         15           IHD         Data Hold Time         0         0         0         0         0         0           Reset Timins         THEST CONTROL OF TIME         10         10         10         10         15         15         15         15         15         16         18         15         20         25         35         14         15         16         16         10 <td></td> <td>Data Bus High-Z from Read HIGH9</td> <td></td> <td>15</td> <td></td> <td>15</td> <td></td> <td>15</td> <td></td> <td>15</td> <td>ns</td>		Data Bus High-Z from Read HIGH9		15		15		15		15	ns
twpw         Write Pulse Widths         15         20         25         35           twR         Write Recovery Time         10         10         10         10           tsD         Data Set-up Time         10         10         10         10         15           thD         Data Hold Time         0         0         0         0         0         0           Reset Timing         trust Applies Width         15         20         25         35         45           tRSC         Reset Pulse Width         15         20         25         35         45           tRSR         Reset Recovery Time         10         10         10         10         10           tRRSR         Read HIGH to RS HIGH         15         20         25         35         45           twrss         Write HIGH to RS HIGH         15         20         25         35         45           twrss         Write HIGH to RS HIGH         15         20         25         35         45           twrs         Retransmit Timing         15         20         25         35         45           tric         Retransmit Pulse Width <sup>8</sup> 15			1	1							
twpw         Write Pulse Width*         15         20         25         35           twR         Write Recovery Time         10         10         10         10           tsD         Data Set-up Time         10         10         10         15           thD         Data Hold Time         0         0         0         0         0           Reset Timing         true           tRSC         Reset Cycle Time         25         30         35         45           tRS         Reset Pulse Width         15         20         25         35           tRSR         Reset Recovery Time         10         10         10         10           tRSS         Read HIGH to RS HIGH         15         20         25         35           twRSS         Write HIGH to RS HIGH         15         20         25         35           twRSS         Write HIGH to RS HIGH         15         20         25         35           twRs         Write HIGH to RS HIGH         15         20         25         35           twRs         Write HIGH to RS HIGH         15         20         25         35           twR         Retransmit Cycl	t <sub>WC</sub>	Write Cycle Time	25		30		35		45		ns
twR         Write Recovery Time         10         10         10         10         10         10         10         10         15         10 <td></td> <td>Write Pulse Width<sup>8</sup></td> <td>15</td> <td></td> <td>20</td> <td></td> <td>25</td> <td></td> <td>35</td> <td></td> <td>ns</td>		Write Pulse Width <sup>8</sup>	15		20		25		35		ns
tsD         Data Set-up Time         10         10         10         15           thD         Data Hold Time         0         0         0         0           Reset Timing         IRSC         Reset Cycle Time         25         30         35         45           tRS         Reset Pulse Width         15         20         25         35           tRSR         Reset Recovery Time         10         10         10         10           tRSS         Read HIGH to RS HIGH         15         20         25         35           tWRSS         Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         4         15         20         25         35           Retransmit Pulse Width <sup>8</sup> 15         20         25         35           tRT         Retransmit Pulse Width <sup>8</sup> 15         20         25         35           tRTR         Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         35         45           tefl         Reset LOW to Empty Flag LOW         25         30         35         45		Write Recovery Time	10		10		10		10		ns
t <sub>HD</sub> Data Hold Time         0         0         0         0           Reset Timing           t <sub>RSC</sub> Reset Cycle Time         25         30         35         45           t <sub>RS</sub> Reset Pulse Width         15         20         25         35           t <sub>RSR</sub> Reset Recovery Time         10         10         10         10           t <sub>RSS</sub> Read HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         15         20         25         35           Retransmit Pulse Width <sup>8</sup> 15         20         25         35           t <sub>RT</sub> Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         35         45           t <sub>RTR</sub> Reset LOW to Empty Flag LOW         25         30         35         45           t <sub>HFH</sub> , FFH         Reset LOW to Empty Flag LOW         25         30         35         45           t <sub>REF</sub> Read HIGH to Full Flag HIGH         20         25		Data Set-up Time	10		10		10		15		ns
Reset Timing         transcore         Reset Cycle Time         25         30         35         45           transcore         Reset Pulse Width         15         20         25         35           transcore         Reset Recovery Time         10         10         10         10           transcore         Read HIGH to RS HIGH         15         20         25         35           transcore         Write HIGH to RS HIGH         15         20         25         35           transcore         Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         Write Retransmit Pulse Width <sup>8</sup> 15         20         25         35           transcore         Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         35         45           test         Reset LOW to Empty Flag LOW         25         30         35         45           thest         Read HIGH to Full Flag HIGH         20         25         25         35           type		Data Hold Time	0		0		0		0		ns
tRS         Reset Pulse Width         15         20         25         35           tRSR         Reset Recovery Time         10         10         10         10           tRSS         Read HIGH to RS HIGH         15         20         25         35           tWRSS         Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing           tRTC         Retransmit Cycle Time         25         30         35         45           tRT         Retransmit Pulse Width <sup>8</sup> 15         20         25         35           tRT         Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         35         45           teFL         Reset LOW to Empty Flag LOW         25         30         35         45           thFH, FFH         Reset LOW to Empty Flag LOW         25         30         35         45           tref         Read HIGH to Full Flag HIGH         20         25         25         35           twef         Write HIGH to Empty Flag HIGH         20         25         25         35           twef <t< td=""><td></td><td><u> </u></td><td></td><td>1</td><td></td><td><u> </u></td><td></td><td></td><td></td><td>I.</td><td></td></t<>		<u> </u>		1		<u> </u>				I.	
t <sub>RS</sub> Reset Pulse Width         15         20         25         35           t <sub>RSR</sub> Reset Recovery Time         10         10         10         10           t <sub>RRSS</sub> Read HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           t <sub>RETC</sub> Retransmit Cycle Time         25         30         35         45           t <sub>RT</sub> Retransmit Pulse Width <sup>8</sup> 15         20         25         35           t <sub>RT</sub> Retransmit Pulse Width <sup>8</sup> 15         20         25         35           t <sub>RT</sub> Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         30         35         45           t <sub>HFH</sub> , FFH         Reset LOW to Empty Flag LOW	t <sub>RSC</sub>	Reset Cycle Time	25		30		35		45		ns
t <sub>RSR</sub> Reset Recovery Time         10         10         10         10         10           t <sub>RRSS</sub> Read HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         Retransmit Cycle Time         25         30         35         45           t <sub>RTC</sub> Retransmit Pulse Width <sup>8</sup> 15         20         25         35           t <sub>RTR</sub> Retransmit Recovery Time         10         10         10         10           Flag Timing         15         20         25         35         45           t <sub>RTR</sub> Reset LOW to Empty Flag LOW         25         30         35         45           t <sub>HFH</sub> , FFH         Reset LOW to Half-Full         25         30         35         45           t <sub>REF</sub> Read LOW to Empty Flag LOW         20         25         25         35           t <sub>RFF</sub> Read HIGH to Full Flag HIGH         20         25         25         35           t <sub>WEF</sub> Write LOW to Full Flag LOW         20         25         25         35           t <sub>WHF</sub>		Reset Pulse Width	15		20		25		35		ns
t <sub>RRSS</sub> Read HIGH to RS HIGH         15         20         25         35           t <sub>WRSS</sub> Write HIGH to RS HIGH         15         20         25         35           Retransmit Timing         t <sub>RTC</sub> Retransmit Cycle Time         25         30         35         45           t <sub>RT</sub> Retransmit Pulse Width <sup>8</sup> 15         20         25         35           t <sub>RTR</sub> Retransmit Recovery Time         10         10         10         10           Flag Timing           t <sub>EFL</sub> Reset LOW to Empty Flag LOW         25         30         35         45           t <sub>HFH, FFH</sub> Reset LOW to Half-Full and Full Flag HIGH         25         30         35         45           t <sub>REF</sub> Read LOW to Empty Flag LOW         20         25         25         35           t <sub>WEF</sub> Write HIGH to Full Flag HIGH         20         25         25         35           t <sub>WHF</sub> Write LOW to Full Flag LOW         20         25         25         35           t <sub>WHF</sub> Write LOW to Half-Full Flag LOW         25         30         35         45           t <sub>WHF</sub> Write LOW to Half-Full Flag HIGH		Reset Recovery Time	10		10		10		10		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Read HIGH to RS HIGH	15		20		25		35		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Write HIGH to RS HIGH	15		20		25		35		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Timing	<u> </u>	1		l		l		<u> </u>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Retransmit Cycle Time	25		30		35		45		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Retransmit Pulse Width <sup>8</sup>	15		20		25		35		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>RTR</sub>	Retransmit Recovery Time	10		10		10		10		ns
tHFH, FFH       Reset LOW to Half-Full and Full Flags HIGH       25       30       35       45         tREF       Read LOW to Empty Flag LOW       20       25       25       35         tRFF       Read HIGH to Full Flag HIGH       20       25       25       35         tWEF       Write HIGH to Empty Flag HIGH       20       25       25       35         tWFF       Write LOW to Full Flag LOW       20       25       25       35         tWHF       Write LOW to Half-Full Flag LOW       25       30       35       45         tRHF       Read HIGH to Half-Full Flag HIGH       25       30       35       45         Expansion Timing	Flag Timing		•	•		•					
tREF       Read LOW to Empty Flag LOW       20       25       25       35         tREF       Read HIGH to Full Flag HIGH       20       25       25       35         tWEF       Write HIGH to Empty Flag HIGH       20       25       25       35         tWFF       Write LOW to Full Flag LOW       20       25       25       35         tWHF       Write LOW to Half-Full Flag LOW       25       30       35       45         tRHF       Read HIGH to Half-Full Flag HIGH       25       30       35       45         Expansion Timing	t <sub>EFL</sub>	_ :		1							ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>HFH, FFH</sub>			25		30		35		45	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>REF</sub>	Read LOW to Empty Flag LOW		20		25		25		35	ns
t <sub>WFF</sub> Write LOW to Full Flag LOW         20         25         25         35           t <sub>WHF</sub> Write LOW to Half-Full Flag LOW         25         30         35         45           t <sub>RHF</sub> Read HIGH to Half-Full Flag HIGH         25         30         35         45           Expansion Timing	t <sub>RFF</sub>	Read HIGH to Full Flag HIGH		20		25		25		35	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Write HIGH to Empty Flag HIGH		20		25		25		35	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Write LOW to Full Flag LOW		20		25		25		35	ns
$t_{RHF}$ Read HIGH to Half-Full Flag HIGH 25 30 35 45 Expansion Timing	t <sub>WHF</sub>	Write LOW to Half-Full Flag LOW		25		30		35		45	ns
Expansion Timing		Read HIGH to Half-Full Flag HIGH		25		30		35		45	ns
tyou Expansion Out LOW 18 20 25 35		iming	_	1							
NOL   1	t <sub>XOL</sub>	Expansion Out LOW		18		20		25		35	ns
t <sub>XOH</sub> Expansion Out HIGH 18 20 25 35	t <sub>XOH</sub>	-		18		20		25		35	ns
t <sub>XI</sub> Expansion In Pulse Width 15 20 25 35	t <sub>XI</sub>		15		20		25		35		ns
t <sub>XIR</sub> Expansion In Recovery Time 10 10 10 10	t <sub>XIR</sub>	-			10		10		10		ns
t <sub>XIS</sub> Expansion In Set-up Time 7 10 10 15	t <sub>XIS</sub>	Expansion In Set-up Time	7		10		10		15		ns

<sup>7.</sup> All timing measurements performed at 'AC Test Condition levels.

<sup>8.</sup> Pulse widths less than minimum value are not allowed.

<sup>9.</sup> Guaranteed but not tested.

<sup>10.</sup> Only applies to read data flow-through mode.



#### **Operational Description**

#### Reset

The device is reset whenever the Reset pin  $(\overline{RS})$  is taken to a LOW state. The reset operation initializes both the read and write address pointers to the first memory location. The  $\overline{XI}$  and  $\overline{FL}$  pins are also sampled at this time to determine whether the device is in Single mode or Depth Expansion mode. A reset pulse is required when the device is first powered up. The Read  $(\overline{R})$  and Write  $(\overline{W})$  pins may be in any state when reset is initiated, but must be brought to a HIGH state  $t_{RPW}$  and  $t_{WPW}$  before the rising edge of  $\overline{RS}$ .

#### Write

A write cycle is initiated on the falling edge of the Write  $(\overline{W})$  pin. Data set-up and hold times must be observed on the data in  $(I_0 - I_8)$  pins. A write operation is only possible if the FIFO is not full, (i.e. the Full flag pin is HIGH). Writes may occur independently of any ongoing read operations.

At the falling edge of the first write after the memory is half filled, the Half-Full flag will be asserted ( $\overline{HF}$  = LOW) and will remain asserted until the difference between the write pointer and read pointer indicates that the remaining data in the device is less than or equal to one half the total capacity of the FIFO. The Half-full flag is deasserted ( $\overline{HF}$  = HIGH) by the appropriate rising edge of  $\overline{R}$ .

The Full flag is asserted ( $\overline{FF}$  = LOW) at the falling edge of the write operation that fills the last available location in the FIFO memory array. The Full flag will inhibit further writes until cleared by a valid read. It is deasserted ( $\overline{FF}$  = HIGH) after the next rising edge of  $\overline{R}$  releases another memory location.

#### Read

A read cycle is initiated on the falling edge of the Read  $(\overline{R})$  pin. Read data becomes valid on the data out  $(O_0 - O_8)$  pins after a time  $t_A$  from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes HIGH, the data out pins return to a high-impedance state. Reads may occur independent of any ongoing write operations. A read is only possible if the FIFO is not empty  $(\overline{EF} = HIGH)$ .

The internal read and write address pointers are maintained by the device such that consecutive read operations will access data in the same order as it was written. The Empty flag is asserted ( $\overline{EF}$  = LOW) after the falling edge of  $\overline{R}$  that accesses the last available data in the FIFO memory.  $\overline{EF}$  is deasserted ( $\overline{EF}$  = HIGH) after the next rising edge of  $\overline{W}$  loads another word of valid data.

#### Data Flow-Through

Read flow-through mode occurs when the Read  $(\overline{R})$  pin is brought LOW while the FIFO is empty, and held LOW in anticipation of a write cycle. At the end of the next write cycle, the Empty flag will be momentarily deasserted, and the data just written will become available on the data out pins after a maximum time of  $t_{WEF} + t_A$ . Additional writes may occur while the  $\overline{R}$  pin remains LOW, but only data from the first write flows through to the outputs. Additional data, if any, can only be accessed by toggling  $\overline{R}$ .

Write flow-through mode occurs when  $\overline{W}$  is brought LOW while the FIFO is full, and held LOW in anticipation of a read cycle. At the end of the read cycle, the Full flag will be momentarily deasserted, but then immediately reasserted in response to  $\overline{W}$  held LOW. Data is written into the FIFO on the rising edge of  $\overline{W}$ , which may occur  $t_{RFF} + t_{WPW}$  after the read.

#### Retransmit

The FIFO can be made to reread data through the retransmit function. Retransmit is initiated by pulsing  $\overline{RT}$  LOW. This resets the internal read address pointer to the first physical location in the memory while leaving the internal write address pointer unchanged. Data between the read and write pointers may be reaccessed by subsequent reads. Both  $\overline{R}$  and  $\overline{W}$  must be inactive (HIGH) during the retransmit pulse. Retransmit is useful if no more than 512 writes are performed between resets. Retransmit may affect the status of  $\overline{EF}$ ,  $\overline{HF}$  and  $\overline{FF}$  flags, depending on the relocation of the read pointer. This function is not available in depth expansion mode.

9A401-3



#### **Operational Modes Single Device Configuration**

When depth expansion is not required for the given application, the device is placed in Single Mode by tying the Expansion In pin  $(\overline{XI})$  to ground. This pin is internally sampled during reset.

#### Width Expansion

Word-width expansion is implemented by placing multiple AP9A401 devices in parallel. Each device should be configured for stand-alone mode. In this arrangement, the behavior of the status flags is identical for all devices; so, in principle, a representative value for each of these flags could be derived from any one device. In practice, is better to derive 'composite' flag values using external logic, since there may be minor speed variations between different actual devices (See Figures 1 and 2).




Figure 1. Single FIFO (512 x 9)

ΗF ΗF  $\overline{\mathsf{W}}$ Write R R FF Read Full Flag AP9A401 ΕF  $\overline{\mathsf{RS}}$ **AP9A401** RS **Empty Flag** Reset RT RT Retransmit 9  $\overline{XI}$  $\overline{\mathsf{XI}}$ Data Out 9A401-4

Figure 2. FIFO Width Expansion (512 x 18)



# Operational Modes (continued) Depth Expansion

Depth expansion is implemented by configuring the required number of FIFOs in Expansion mode. In this arrangement, the FIFOs are connected in a circular fashion with the Expansion Out pin  $(\overline{XO})$  of each device tied to the Expansion In pin  $(\overline{XI})$  of the next device. One FIFO in this group must be designated as the first load device. This is accomplished by tying the First Load pin  $(\overline{FL})$  of this device to ground. All other devices must have their  $\overline{FL}$  pin tied to a high level. In this

mode,  $\overline{W}$ , and  $\overline{R}$  signals are shared by all devices, while internal logic controls the steering of data. Only one FIFO will be enabled for any given read cycle, so the common Data Out pins of all devices are wire-ORed together. Likewise, the common Data In pins of all devices are tied together.

In expansion mode, external logic is required to generate a composite Full or Empty flag. This is achieved by ORing the  $\overline{FF}$  pins of all devices and ORing the  $\overline{EF}$  pins of all devices, respectively. The Half-Full flag and Retransmit functions are not available in Depth Expansion mode.




Figure 3. FIFO Depth Expansion (1536 x 9)

9A401-5



#### **Operational Modes** (continued)

#### **Compound Expansion**

A combination of width and depth expansion can be easily implemented by operating groups of depth expanded FIFOs in parallel.

#### **Bidirectional Operation**

Applications that require bidirectional data buffering between two systems can be realized by operating AP9A401

devices in parallel but opposite directions. The Data In pins of a device may be tied to the corresponding Data Out pins of another device operating in the opposite direction to form a single bidirectional bus interface. Care msut be taken to assure that the appropriate read, write, and flag signals are routed to each system. Both depth and width expansion may be used in this configuration.




Figure 4. Compound FIFO Expansion

9A401-6






Figure 5. Bidirectional FIFO Buffer

9A401-7





#### **Asynchronous Write and Read Operation**



9A401-9


#### **Notes:**

11.  $t_{RSC} = t_{RS} + t_{RSR}$ . 12.  $\overline{W}$  and  $\overline{R}$  <sub>IV</sub> around the rising edge of  $\overline{RS}$ .


9A401-11



# Switching Waveforms (continued) Full Flag from Last Write to First Read




#### **Empty Flag from Last Read to First Write**






## Switching Waveforms (continued)

#### Read Data Flow-Through



### Write Data Flow-Through 13, 14




#### **Notes:**

13.  $t_{WPF} = t_{WPW}$ 

14. t<sub>WPF</sub>: Effective Write Pulse Width after Full Flag HIGH.




# **Switching Waveforms** (continued) **Empty Flag Timing** <sup>15, 16</sup>



## Full Flag Timing 13, 14 $\overline{\mathsf{R}}$ $t_{\mathsf{RFF}}$ FF t<sub>WPF</sub> $\overline{\mathsf{W}}$ 9A401-15


#### Half-Full Flag Timing




#### **Notes:**


- 15.  $t_{RPE} = t_{RPW}$ . 16.  $t_{RPE}$ : Effective Read Pulse Width after Empty Flag HIGH.







#### **Expansion In Timing**



#### Notes:

17.  $t_{RTC} = t_{RT} + t_{RTR}$ 18.  $\overline{EF}$ ,  $\overline{HF}$ , and  $\overline{FF}$  may change state during retransmit, but flags will be valid at  $t_{\rm RTC}$ .




**Ordering Information** 

Speed	Part Number	Package Name	Package Type
15	AP9A401-15JC	J32.1	32-Pin Plastic Leaded Chip Carrier
20	AP9A401-20JC	J32.1	32-Pin Plastic Leaded Chip Carrier
25	AP9A401-25JC	J32.1	32-Pin Plastic Leaded Chip Carrier
35	AP9A401-35JC	J32.1	32-Pin Plastic Leaded Chip Carrier

Document # DS-00021-Rev A

#### **Package Diagrams**



<sup>©</sup> Aptos Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Aptos assumes no responsibility for the use of any circuitry other than circuitry embodied in an Aptos Semiconductor product. Nor does it convey or imply any license under patent or other rights. Aptos Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Aptos Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Aptos Semiconductor against all damages.