

Features

- Eight devices ranging from 32 to 320 I/O Ports
- SRAM-based Programming for In-system Reconfigurability
- Switch Matrix Architecture
 - Non-blocking
 - Predictable & Uniform Delays
 - One-to-One & One-to-Many Connections
 - Incremental Connection Changes
- Programmable I/O Ports
 - Individually Programmable as Input, Output or Bidirectional
 - Programmable TTL/CMOS Output
- Clocked and Flow-through Dataflow Modes
 - Pin-to-Pin Delay as low as 5 ns in Flow-through Mode
 - Up to 150 MHz Clock Frequency
- RapidConnect™ Interface for Switching of Connections in as fast as 20 ns
- JTAG for Boundary Scan Testing and Configuration

Description

The IQ devices are designed for use in switching and interconnect applications. In switching applications, these devices are used to dynamically switch one or more signals. When used in interconnect applications, the IQ devices allow re-routing of signals on a board or backplane.

At the heart of these devices is a non-blocking Switch Matrix, allowing total flexibility in routing signals. Every signal in the Switch Matrix can be connected to one or more other signals. The I/O Ports, connected to the Switch Matrix lines, are individually programmable as input, output or bidirectional. The IQ devices support either flow-through or clocked signal flow. The delays through the devices are identical and predictable.

The Switch Matrix connections are programmed and the I/O Port attributes are configured by storing data in the internal SRAM cells. The IQ devices use a JTAG-based serial mode for configuration. For dynamic switching, the RapidConnect interface allows fast connection changes.




Figure 1: IQ Family Functional Block Diagram

Table of Contents

IQ Family Summary	2
Architecture	3
Switch Matrix	3
Programmable I/O Ports	3
Configuration Controller	6
Miscellaneous Details	7
Device Reset	7
Turbo Mode	7
Clock and Output Enable Pins	7
Mode/Control Register	7
Bias Resistors	7
Configuring IQ Devices	8
Bit Stream Generation	8
JTAG Hardware Interface	9
RapidConnect Hardware Interface	10
RapidConnect Commands and Initialization	11
Pin Summary	12
Electrical Specifications	13
Absolute Maximum Ratings	13
Recommended Operating Conditions	13
Capacitance	13
DC Electrical Specifications	14
AC Electrical Specifications	15 - 18
Test Circuit and Timing Diagrams	19 - 21
Typical AC and DC Characteristics	22 - 25
Pinout	26 - 45
Mechanical Specifications	46 - 51
Component Availability and Ordering Information	52

IQ Family Summary

Device	IQ320	IQ240B	IQ160	IQ128B	IQ96	IQ64B	IQ48	IQ32B
Number of Usable I/O	320	240	160	128	96	64	48	32
Switch Matrix Size	320	240	160	128	96	64	48	32
Pin-to-Pin Delay (ns)	12.5	12.5	10	10	6	6	5	5
NRZ Data Rate (Mbs)	133	133	160	160	200	200	250	250
Clock Frequency (MHz)	80	80	100	100	125	125	150	150
I/O Current Drive (mA)	16	16	16	16	12	12	12	12
Process (μ m)	0.8	0.8	0.8	0.8	0.6	0.6	0.6	0.6
Core Voltage (V)	5	5	5	5	5	5	5	5
I/O Voltage (V)	5 ⁽¹⁾	5 ⁽¹⁾	5 ⁽¹⁾	5 ⁽¹⁾	3/5 ⁽²⁾	3/5 ⁽²⁾	3/5 ⁽²⁾	3/5 ⁽²⁾
Package(s) J=PLCC, MQ=MQUAD, PB=PBGA, PP=PPGA, PQ=PQFP, TQ=TQFP	416PB 391PP	304MQ	208MQ 208PQ	184MQ 184PQ	144MQ 144PQ 144TQ	100MQ 100PQ 100TQ 84J	80PQ 80TQ 68J	52PQ 52TQ 52J

(1) Device has common supply voltage for core and I/O buffers

(2) Device has separate supply voltages for core and I/O buffers

Table 1: The IQ Family

Architecture

The IQ devices are designed using both 0.6 and 0.8 µm CMOS technology and are configured by storing appropriate data into the internal SRAM cells and registers. The main functional blocks of the device are the Switch Matrix (Crossbar Array), I/O Ports, and Configuration Controller (see Figure 1).

External signals enter and exit each device through its I/O Ports. The Switch Matrix is used to internally connect these I/O Ports to one another.

The JTAG-based Configuration Controller decodes the incoming configuration bit stream and stores the data into the Switch Matrix SRAM cells and I/O Port configuration registers. Additionally, by enabling the RapidConnect mode, the SRAM cells can be accessed directly, allowing incremental changes (make or break) to the Switch Matrix connections in a single cycle.

Switch Matrix

Figure 2 shows a small section of the Switch Matrix.




Figure 2: Switch Matrix (Crossbar Array) Structure

The Switch Matrix consists of a number of signal lines, one per I/O Port, and an array of pass transistor switches, each programmable with an

SRAM cell. Each switch, when programmed to be in the ON state, connects a unique pair of signal lines in the Switch Matrix. The external signals are connected to the Switch Matrix signal lines through I/O Ports.

A connection between two I/O Ports is made by turning ON the transistor switch at the intersection of the corresponding signal lines. The Switch Matrix is globally connected, and therefore a connection can always be made between any two I/O Ports. Moreover, only one transistor switch needs to be turned ON in order to make a connection between two I/O Ports. This arrangement provides a fully non-blocking architecture offering 100% utilization, guaranteed connections, and uniform and predictable delays.

This Switch Matrix architecture supports connecting more than two I/O Ports together for multicasting/broadcasting operation. A new connection can be made or an existing connection can be broken without affecting other connections, allowing incremental reconfiguration of the Switch Matrix.

The contents of the SRAM cells controlling the pass transistor switches are unchanged when the device is reset. The SRAM cells must be explicitly cleared during initialization to eliminate any residual connections.

Programmable I/O Ports

The I/O Port structure is shown in Figure 3.




Figure 3: Programmable I/O Buffer

The attributes of each I/O Port are individually

programmable. The attributes include its I/O function, output voltage level and pull-up current. Each I/O Port is buffered to provide high input impedance, low input capacitance, low output impedance and high current drive.

The IQ devices, with the exception of IQ48 and IQ32B, have four Output Enable signals, each controlling an equal number of I/O Ports; 80 each in the case of IQ320, 60 each for IQ240B and so on. The IQ48 and IQ32B have a single Output Enable signal that controls all I/O Ports. All IQ devices have two global clock signals, ICLK and OCLK.

I/O/B Functions

Figure 4 shows the various I/O Port functions that can be programmed and are described below.

Input Modes

Input (IN) - The external signal at the I/O Port pin is connected to the corresponding Switch Matrix line through a buffer.

Registered Input (RI) - The external signal at the I/O Port pin is connected to the input of a flip-flop and the output of the flip-flop is connected to the corresponding Switch Matrix line. The clock input of the flip-flop is driven by the external clock signal, ICLK. The state of the flip-flop is not affected by device reset.

When an I/O Port is configured as an Input (IN) or Registered Input (RI), V_{IH} and V_{IL} are at TTL levels.

Output Modes

Output (OP)† - The corresponding Switch Matrix line is connected to the I/O Port pin through a buffer.

Registered Output (RO)† - The corresponding Switch Matrix line is connected to the input of a flip-flop, and the output of the flip-flop is connected to the I/O Port pin. The clock input of the flip-flop is driven by the external clock signal, OCLK. The state of the flip-flop is not affected by device reset.

Bidirectional Mode

Bus Repeater (BR)† - In the Bus Repeater mode, the I/O Port and the corresponding Switch Matrix line behave as if they were connected by a

wire (with a non-zero propagation delay), allowing bidirectional signal flow. The Bus Repeater (patented by I-Cube) incorporates a self-sensing circuit to determine signal direction.

When multiple I/O Ports configured as Bus Repeater are connected together through the Switch Matrix to form a single internal node, a signal appearing at any one of the I/O Ports is repeated to the remaining I/O Ports that are a part of that node.

The Bus Repeater mode requires an external or internal (see the section on "Programmable Pull-up Current") pull-up current source to operate properly. For more details, refer to the Technical Note: "The Bus Repeater Mode" in the "Programmable Switching and Interconnect Devices - Applications Handbook".

Other Modes

Pin Side Force 0 (F0)† - The I/O Port pin is forced low (logic 0) by the internal buffer, regardless of the signal on the corresponding Switch Matrix line.

Pin Side Force 1 (F1)† - The I/O Port pin is forced high (logic 1) by the internal buffer, regardless of the signal on the corresponding Switch Matrix line.

Array Side Force 0 (A0) - The Switch Matrix line is forced low (logic 0), regardless of the signal on the corresponding I/O Port.

Array Side Force 1 (A1) - The Switch Matrix line is forced high (logic 1), regardless of the signal on the corresponding I/O Port.

Non-Buffer (NB) - The I/O buffer is bypassed and the I/O Port pin is connected to the corresponding Switch Matrix line through a pass transistor. This mode can be used to pass analog signals if certain conditions are met. Contact I-Cube for more details.

No Connect (NC) - The I/O Port pin is isolated from the Switch Matrix line.

Upon reset all I/O Ports are automatically configured as No Connect (NC).

† In these modes, the Output Enable signals control the active and Hi-Z state. The buffers are driving the pin when the corresponding Output Enable signal (see Table 7) is low, and Hi-Z when it is high.




Figure 4: IQ Family I/O Buffer Attributes

I/O Buffer Function	Data Flow	Tristate Function	Mnemonic Used by I-Cube Software
Input	Flow-through	No	IN
	Registered	No	RI
Output	Flow-through	Yes	OP
	Registered	Yes	RO
Bidirectional (Bus Repeater)	Flow-through	Yes	BR
Pin Side Force 0 or 1	N/A	Yes	F0, F1
Array Side Force 0 or 1	N/A	No	A0, A1
Non Buffered	Flow-through	No	NB
No Connect	N/A	N/A	NC

Table 2: Summary of Programmable I/O Attributes for IQ Devices

Output Voltage Level

When an I/O Port is configured in the "output" modes - Output (OP), Registered Output (RO), and Output Force 1 - the output high voltage can be programmed as TTL high or CMOS high. In the Bus Repeater (BR) mode, the output high level is always CMOS high.

Programmable Pull-up Current

As shown in Figure 5, the I/O buffer contains several pull-up devices. The normal pull-up current (I_{OH}) is supplied by an n or p channel device for TTL and CMOS output levels respectively. The devices supplying the normal pull-up are controlled by internally generated control signals.

An additional pull-up current (I_{PU-WK}) or (I_{PU-SC}) can be programmed at each I/O Port. This additional current is primarily used for the Bus Repeater (BR) mode, but its use is not restricted to that mode alone. P channel devices, controlled by programming cells are used to supply the additional pull-up current; therefore, when this feature is used with one of the "output" modes - Output (OP), Registered Output (RO), Bus Repeater (BR), and Output Force 1 (FI) - the outputs high voltage levels become CMOS levels.




Figure 5: IQ Output Driver and Pull-Up Current

Configuration Controller

The configuration of IQ devices involves initializing internal Mode/Control register, configuring the I/O Ports and establishing

connections among the Switch Matrix lines. The IQ devices are ready for configuration as soon as they come out of reset.

The JTAG (IEEE 1149.1) interface, described below is used as the primary configuration mechanism for configuring IQ devices. In addition, the RapidConnect parallel mode is available for changing connections in the Switch Matrix.

JTAG Interface

The JTAG interface is a serial interface and uses four pins: Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK), and Test Mode Select (TMS). TCK is used to clock data in and out of TDI and TDO. TMS, in conjunction with TDI implements the state machine that controls the various operations of the JTAG protocol. In addition, the device reset signal (TRST*) is used to reset the JTAG controller.

I/O Port Configuration

I/O Port configuration is accomplished by loading the appropriate bit stream into the programming registers present at each I/O Port. Only the JTAG interface can be used to load these programming registers.

Switch Matrix Configuration

The contents of the SRAM cells controlling the Switch Matrix connections can be modified using either the JTAG interface or the RapidConnect interface.

The JTAG serial interface is used to load the data, one word at a time into the SRAM cells in the Switch Matrix. The RapidConnect parallel interface, on the other hand, provides direct write access to individual SRAM cells in the Switch Matrix.

The RapidConnect mode is used in applications which require fast switching. In this mode, a designated number of I/O pins are reassigned as RapidConnect pins. These pins form the address (RA, CA), instruction (C0, C1) and control (WE, STROBE) buses. These buses directly address the internal Switch Matrix SRAM cells allowing their contents to be altered very quickly, resulting in fast connection changes. For more details refer to the section on "Rapidconnect Hardware Interface".

Miscellaneous Details

Device Reset

To ensure proper operation, the device reset pin, TRST* must be held low during power up. The recommended reset circuitry is shown in Figure 6.

IQ devices can be reset either by pulsing TRST* low or by applying five JTAG clocks (TCK pin) while holding TMS high.

When the IQ device is reset, the I/O buffers return to the No Connect (NC) state, Turbo mode (see next section) is set to its default state, and the RapidConnect mode is disabled.

When the IQ device is reset, the Switch Matrix SRAM cells are NOT cleared. The SRAM cells must be cleared explicitly by loading the initialization bit stream sequence, which is generated either by the user or by I-Cube supplied software.

The IQ devices are ready for configuration as soon as they come out of reset.




Figure 6: Reset Circuit

Turbo Mode

The Turbo mode reduces the propagation delay "t_{PLH}" and "t_{PHL}" through the IQ devices. This is achieved by detecting low-to-high and high-to-low transitions earlier than the standard mid-voltage threshold. In this mode, the low-to-high transition point is set at a voltage lower than the mid-point $V_{DD}/2$, while the high-to-low transition point is set at a voltage higher than $V_{DD}/2$.

To permit high frequency NRZ data streams to pass through the IQ devices, the Turbo mode can be disabled by changing the appropriate bit in the Mode/Control Register. For further information refer to the Technical Note: "The Turbo Mode".

The Turbo mode is disabled upon reset for all IQ devices except IQ48 and IQ32B, and can be

enabled or disabled through JTAG. The initialization sequence generated by the I-Cube software enables the Turbo Mode unless instructed to do otherwise.

In this data sheet, all AC parameters except the NRZ data rate (R_{DATA}) are specified with the Turbo Mode enabled.

Clock and Output Enable Pins

The IQ devices have two global clock pins, ICLK and OCLK. These pins are used as clocks for the I/O Ports configured as Registered Input (RI) and Registered Output (RO) respectively. When unused, these pins should be tied to V_{SS} .

The Output Enable pins are used to control the active and hi-Z states of the I/O Ports configured as Output (OP), Registered Output (RO), Bus Repeater (BR), Pin Side Force 0 (F0) and Pin Side Force 1 (F1). Table 7 lists the I/O Ports controlled by the different Output Enable pins. In these modes, the I/O Port buffers are driving when the corresponding Output Enable signal is low, and hi-Z when it is high. The Output Enable signals have no effect on the I/O Ports configured in any modes other than the ones listed above. In most applications the Output Enable pins will be tied to V_{SS} .

Mode/Control Register

The IQ devices contain a 16-bit register that is used to store the RapidConnect Enable and Turbo Mode Enable bits. The remaining bits are used for internal testing purposes.

Bias Resistors

Three external resistors R_{OD} , R_{ID} and R_{PU} are required for proper operation of the IQ320 and IQ240B. These resistors are connected between the respective pins and V_{SS} and are used to establish internal reference currents. Refer to the Pin Summary table (Table 6) for resistor values. The IQ160, IQ128B, IQ96, IQ64B, IQ48 and the IQ32B do not require these external resistors.

Configuring IQ Devices

The IQ devices are typically configured as follows:

- The device is reset by external circuitry (TRST*=0)
- A bit stream is downloaded through the JTAG interface to initialize the JTAG configuration controller, clear and/or configure the Switch Matrix SRAM cells, configure the I/O Ports and lastly set the Mode/Control register to enable RapidConnect mode and/or disable Turbo Mode if necessary.
- Switch connections are changed with JTAG or RapidConnect (if enabled).

Bit Stream Generation

A bit stream can be generated off-line or in-system by an embedded CPU using one of the following methods:

- By using I-Cube Development System Software products IDS100 or IDS200.
- By using I-Cube's "Programming Library for IQ Devices" software product IDS500, and an embedded processor.
- Generated by the user with the help of the "IQ Family Register Programming User's Reference" manual. I-Cube software is not required when using this method.

If the bit stream is generated off-line then, depending on the application, it is either stored in non-volatile memory or directly downloaded from a host processor.




Figure 7: Off-line Bit Stream Generation




Figure 8: Embedded Bit Stream Generation

JTAG Hardware Interface

JTAG-based configuration allows a single IQ device or multiple IQ devices connected in a chain to be programmed in a single operation. For multiple IQ configuration the TCK, TMS and TRST* signals are bused to all devices. The TDI and TDO signals are daisy chained as shown in Figure 9.




Figure 9: Configuring Multiple IQ Devices

During the initial configuration sequence, the JTAG controllers on all IQ devices are first brought to their default state by either using the TRST* reset pin or by applying a sequence of five 1s ("11111") on the TMS pins (the JTAG reset sequence). This is followed by the actual configuration bit stream, which is downloaded into the IQ devices over the TDI and TMS pins. The JTAG cycle count, configuration times and bit stream size are shown in Table 3.

Operation	IQ320	IQ240B	IQ160	IQ128B	IQ96	IQ64B	IQ48	IQ32B
Make /Break a single connection using JTAG	346 cycles	346 cycles	186 cycles	186 cycles	122 cycles	122 cycles	74 cycles	74 cycles
Configuration Time (μs)	17.3	17.3	9.3	9.3	4.88	4.88	2.96	2.96
Configure all I/O Ports	1306 cycles	1306 cycles	666 cycles	666 cycles	410 cycles	410 cycles	218 cycles	218 cycles
Configuration Time (μs)	65.3	65.3	33.3	33.3	16.4	16.4	8.72	8.72
Complete Configuration [Configure all I/O Ports and Switch Matrix connections]	68,000 cycles	54,000 cycles	22,000 cycles	18,000 cycles	10,000 cycles	8,000 cycles	3,000 cycles	2,500 cycles
Configuration Time (ms)	3.4	2.7	1.1	0.72	0.4	0.32	0.15	0.125
Bit stream size (Bytes)	17,000	13,500	5,500	4,500	2,500	2,000	750	625

Table 3: Number of JTAG Cycles and Configuration Time (using a 20 MHz JTAG Clock)

RapidConnect Hardware Interface

RapidConnect mode allows direct access to the Switch Matrix SRAM cells allowing fast connection changes. By using RapidConnect, a single connection can be changed (made or broken) in one SRAM write cycle. This feature is very useful for real-time switching applications. Figure 10 shows a typical interface for real-time configuration of the IQ devices. Table 4 shows the number of I/O Ports used by the RapidConnect interface.




Figure 10: Target System Interface in RapidConnect Mode

	IQ320	IQ240B	IQ160	IQ128B	IQ96	IQ64B	IQ48	IQ32B
Total number of signal I/O Ports on the device (n)	320	240	160	128	96	64	48	32
I/O Ports used for RapidConnect interface (m)	24	24	20	18	18	16	15	13
Number of I/O Ports used for Row and Column Address each (p)	10	10	8	7	7	6	6	5
Number of signal I/O Ports that can be switched using RapidConnect interface (n-m)	296	216	140	102†	78	48	33	19

Table 4: Number of Pins Used for RapidConnect Interface

† Due to bond-out restrictions, the IQ128B has only (n-m-8) I/O Ports that can be switched using RapidConnect.

RapidConnect Commands and Initialization

Upon reset, the RapidConnect mode is disabled and must be enabled by setting the RapidConnect Enable bit in the on-chip Mode/Control Register. In addition, the RapidConnect interface pins must be configured as inputs (IN). These two operations are performed by loading the appropriate bit stream through the JTAG configuration interface.

Pins used for RapidConnect form three buses - address, control and instruction. As shown in Figure 2, the Switch Matrix SRAM cells form a two dimensional array and each SRAM cell is uniquely identified by its Row Address, $RA_0 - RA_{P-1}$, and Column Address, $CA_0 - CA_{P-1}$. The control bus is composed of a write enable (chip select) signal, \overline{WE} , and write strobe signal, $STROBE$. C0 and C1 comprise the command bus. Table 5 describes various combinations of commands.

C1	C0	RapidConnect Action
0	0	Write "0" to the selected SRAM cell, breaking the connection. Clear all other SRAM cells in the row selected by Row Address, thereby breaking the corresponding connections.
0	1	Write "1" to the selected SRAM cell, making the connection. Clear all other SRAM cells in the row selected by Row Address, thereby breaking the corresponding connections.
1	0	Write "0" to the selected SRAM cell, breaking the connection. No other connections are affected.
1	1	Write "1" to the selected SRAM cell, making the connection. No other connections are affected.

Table 5: RapidConnect Operations

The making or breaking of a connection takes place on the falling edge of STROBE, when WE is active (low).

When RapidConnect is enabled, the JTAG interface can be used to change the I/O Port attributes but cannot be used to change Switch Matrix connections. The RapidConnect mode must first be disabled (through the JTAG interface) before the Switch Matrix connections can be changed using the JTAG interface.

The number of I/O Ports that can be addressed (switched) using the RapidConnect interface is shown in Table 4.

For more application details on the RapidConnect interface, refer to the related Technical Notes in the "Programmable Switching and Interconnect Devices - Applications Handbook".

Pin Summary

The pin summary for the members of the IQ family is given in Tables 6 and 7.

Pin Name									I/O/B	Description
IQ320	IQ240B	IQ160	IQ128B	IQ96	IQ64B	IQ48	IQ32B			
P000 - P295 P296 - P305/ CA0 - CA9	P000 - P215 P216 - P225/ CA0 - CA9	P000 - P139 P140 - P147/ CA0 - CA7	P000 - P109 P110 - P116/ CA0 - CA6	P00 - P77 P78 - P84/ CA0 - CA6	P00 - P47 P48 - P53/ CA0 - CA5	P00 - P32 P33 - P38/ CA0 - CA5	P00 - P18 P19 - P23/ CA0 - CA4	I/O/B	I/O port pins	
P306 - P315/ RA0 - RA9	P226 - P235/ RA0 - RA9	P148 - P155/ RA0 - RA7	P117 - P123/ RA0 - RA6	P85 - P91/ RA0 - RA6	P54 - P59/ RA0 - RA5	P39 - P44/ RA0 - RA5	P24 - P28/ RA0 - RA4	I/O/B	I/O port pins in JTAG serial configuration mode and crossbar column address pins in RapidConnect mode	
P316/C0	P236/C0	P156/C0	P124/C0	P92/C0	P60/C0	P45/C0	P29/C0	I/O/B	I/O port or RapidConnect control bit 0	
P317/C1	P237/C1	P157/C1	P125/C1	P93/C1	P61/C1	-	-	I/O/B	I/O port or RapidConnect control bit 1	
P318/WE	P238/WE	P158/WE	P126/WE	P94/WE	P62/WE	P46/WE	P30/WE	I/O/B	I/O port or RapidConnect write enable, Active low	
P319/STROBE	P239/STROBE	P159/STROBE	P127/STROBE	P95/STROBE	P63/STROBE	P47/STROBE	P31/STROBE	I/O/B	I/O port or RapidConnect strobe, Active low	
OE0-Œ3	OE0-Œ3	OE0-Œ3	OE0-Œ3	OE0-Œ3	OE0-Œ3	OE0	OE0	I	Dedicated output enable control pins, Active low. Each pin controls an equal number of I/O pins. See next table.	
ICLK	ICLK	ICLK	ICLK	ICLK	ICLK	ICLK	ICLK	I	Clock for input registers	
OCLK	OCLK	OCLK	OCLK	OCLK	OCLK	OCLK	OCLK	I	Clock for output registers	
TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	TDI, TMS, TCK, TDO	I	JTAG pins	
TRST*	TRST*	TRST*	TRST*	TRST*	TRST*	TRST*	TRST*	I	Chip Reset, Active low	
ROD	ROD	N/A	N/A	N/A	N/A	N/A	N/A	I	External 12K resistor to ground	
RID	RID	N/A	N/A	N/A	N/A	N/A	N/A	I	External 12K resistor to ground	
RPU	RPU	N/A	N/A	N/A	N/A	N/A	N/A	I	External 18K resistor to ground	
VDD	VDD	VDD	VDD	VDD-PAD	VDD-PAD	VDD-PAD	VDD-PAD	P	Power Pins for I/O Buffer Drivers Only	
				VDD	VDD	VDD	VDD	P	Power Pins for on-chip circuitry other than I/O Buffer Drivers	
				VSS-PAD	VSS-PAD	VSS-PAD	VSS-PAD	P	Power Pins for both I/O Buffer Drivers and on-chip circuitry	
VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P	Ground Pins for I/O Buffer Drivers Only	
				VSS	VSS	VSS	VSS	P	Ground Pins for on-chip circuitry other than I/O Buffer Drivers	
								P	Ground Pins for both I/O Buffer Drivers and on-chip circuitry	

Table 6: Pin Summary

	IQ320	IQ240B	IQ160	IQ128B	IQ96	IQ64B	IQ48	IQ32B
OE0	0-79	0-59	0-39	0-31	0-23	0-15	0-47	0-31
OE1	80-159	60-119	40-79	32-63	24-47	16-31	-	-
OE2	160-239	120-179	80-119	64-95	48-71	32-47	-	-
OE3	240-319	180-239	120-159	96-127	72-95	48-63	-	-

Table 7: Output Enable Pin Summary

Electrical Specifications

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Limits	Units
V_{DD}	Supply Voltage to Ground	-0.3 to +7.0	V
$V_{DD\text{-PAD}}$	Supply Voltage for I/O Buffer Driver (IQ96, IQ64B, IQ48 and IQ32B only)	$-0.3 \leq V_{DD\text{-PAD}} \leq V_{DD} + 0.3$	V
$V_{IN}^{(2)}$	Input Voltage (IQ320, IQ240B, IQ160 and IQ128B)	-0.3 to $V_{DD} + 0.3$	V
	Input Voltage (IQ96, IQ64B, IQ48 and IQ32B)	-0.3 to $V_{DD\text{-PAD}} + 0.3$	V
T_J	Junction Temperature (PQFP, TQFP and PLCC)	150	°C
	Junction Temperature (MQUAD, PBGA and PPGA)	150	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{SINK}	Sink Current per Pin (All devices except IQ160 and IQ128B)	150	mA
	Sink Current per Pin (IQ160 and IQ128B)	250	mA

Recommended Operating Conditions

Symbol	Parameter	Limits	Units
V_{DD}	Supply Voltage to Ground	+4.75 to +5.25	V
$V_{DP\text{-PAD}}$	I/O Buffer Driver Pad Voltage to Ground (IQ96, IQ64B, IQ48 and IQ32B only)	+4.75 to +5.25 or +2.7 to +3.3	V
T_A	Operating Temperature	0 to +70	°C

Capacitance⁽³⁾

Symbol	Parameter	IQ320, IQ240B		IQ160, IQ128B		IQ96, IQ64B		IQ48, IQ32B		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
C_{JTAG}	TDI, TMS, TCK and TRST* Pins	-	8	-	8	-	5	-	5	pF
C_{PORT}	I/O Port Pins	-	12	-	12	-	10	-	10	pF
C_{IN}	OE, ICLK, OCLK Pins	-	10	-	10	-	8	-	8	pF

Notes:

- (1) Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) A maximum overshoot and undershoot of 2V for a maximum duration of 20 ns is acceptable.
- (3) Capacitance measured at 25°C. Sample-tested only.

DC Electrical Specifications(T_A = 0°C to 70°C, V_{DD} = 5V±5%; V_{DD}.PAD = 4.75V to 5.25, or V_{DD}.PAD = 2.7V to 3.3V)

Symbol	Parameter	Conditions	IQ320, IQ240B		IQ160, IQ128B		IQ96, IQ64B		IQ48, IQ32B		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
V _{IH}	High-Level Input Voltage		2.0	V _{DD} +0.3	2.0	V _{DD} +0.3	2.0	V _{DD} .PAD +0.3	2.0	V _{DD} .PAD +0.3	V
V _{IL}	Low-Level Input Voltage		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
V _{OH}	High-Level Output Voltage ⁽¹⁾	V _{DD} = Min I _{OH} = -8 mA	2.4	-	2.4	-	-	-	-	-	V
	High-Level Output Voltage ⁽¹⁾	V _{DD} = Min V _{DD} .PAD = 4.75V I _{OH} = -8 mA	NA ⁽⁷⁾		NA ⁽⁷⁾		2.4	-	2.4	-	V
	High-Level Output Voltage ⁽²⁾	V _{DD} = Min V _{DD} .PAD = 2.7 V I _{OH} = -4 mA	NA ⁽⁷⁾		NA ⁽⁷⁾		2.4	-	2.4	-	V
V _{OL}	Low-Level Output Voltage	V _{DD} = Min I _{OL} = 16 mA	-	0.4	-	0.4	-	-	-	-	V
	Low-Level Output Voltage	V _{DD} = Min V _{DD} .PAD = 4.75 I _{OL} = 12 mA		NA ⁽⁷⁾		NA ⁽⁷⁾	-	0.4	-	0.4	V
	Low-Level Output Voltage ⁽³⁾	V _{DD} = Min V _{DD} .PAD = 2.7 V I _{OL} = 12 mA		NA ⁽⁷⁾		NA ⁽⁷⁾	-	0.4	-	0.4	V
I _{IHL} , I _{IL}	Input Leakage Current for I/O Ports ⁽⁴⁾	V _{DD} = Max 0 ≤ V _{IN} ≤ V _{DD} .PAD ≤ V _{DD}	-	5	-	5	-	5	-	5	μA
I _{IHL} , I _{IL}	Input Leakage Current for Inputs other than I/O Ports ⁽⁵⁾	V _{DD} = Max 0 ≤ V _{IN} ≤ V _{DD}	5	20	5	20	5	20	5	20	μA
I _{OZI}	Tristate Output Off-State Current	V _{DD} = Max 0 ≤ V _{IN} ≤ V _{DD}	-	5	-	5	-	5	-	5	μA
I _{PU-WK}	Programmed-Weak Additional Pull-Up Current	V _{DD} = Min V _O = GND	1.5	2.5	1.5	2.5	2.5	4.5	2.5	4.5	mA
I _{PU-SG}	Programmed-Strong Additional Pull-Up Current	V _{DD} = Min V _O = GND	11	16	11	16	10	15	10	15	mA
I _{OS}	Short Circuit Current (1, 3, 6)	V _{DD} = Max V _O = GND	-60	-	-60	-	-60	-	-60	-	mA
I _{BDO}	Quiescent Power Supply Current	V _{DD} = Max V _O = GND	-	8.0	-	3.0	-	3.0	-	1.5	mA
Q _{DDD}	Dynamic Power Supply Current per Input ⁽³⁾	V _{DD} = Min, No Load, 50% input duty cycle, One output per input	-	0.3	-	0.2	-	0.1	-	0.1	mA/MHz

Notes:

- (1) Programmable Output Voltage-level set to TTL.
- (2) Programmable Output Voltage-level set to CMOS and no additional pull-up current.
- (3) These parameters are guaranteed but not tested in production.
- (4) Transient currents of 250 μA are required to pull I/O Ports from logic high to logic low.
- (5) Transient currents of 650 μA are required to pull input pins from logic high to logic low.
- (6) No more than one output should be tested at a time and the duration of the test should be less than one second.
- (7) Not Applicable.

AC Electrical Specifications IQ320, IQ240B(T_A = 0°C to 70°C, V_{DD} = 5V±5%)

(Assume two I/O Ports connected through the Switch Matrix with 35 pF loading.)

Symbol	Parameter	Speed Grade		-12		-15		-20		Units	Ref. Timing Diagram
		Min	Max	Min	Max	Min	Max	Min	Max		
t _{PLH} , t _{PHL}	One Way Signal Propagation Delay	-	12.5	-	15	-	20	-	ns		1
t _{PA}	Additional Delay per Additional Output Port up to 16 Output Ports ⁽¹⁾	-	1	-	1	-	1	-	ns		
t _{ABR}	Additional Delay in Bus Repeater (BR) Mode	-	0.5	-	0.5	-	0.5	-	ns		
t _{ACMOS}	Additional Delay when Output Voltage Level is CMOS	-	1	-	1	-	1	-	ns		
t _{SK}	Skew Between Output Ports ⁽¹⁾	-	1.5	-	1.5	-	1.5	-	ns		
R _{DATA}	NRZ Data Rate ⁽¹⁾	-	133	-	100	-	80	-	Mbs		
t _{W+}	Positive Input Signal Pulse Width	7	-	9	-	11	-	ns			
t _{W-}	Negative Input Signal Pulse Width	8	-	11	-	13	-	ns			
t _{PZL} , t _{PZH}	Output Enable to Data Valid	-	12.5	-	15	-	20	-	ns		2
t _{PZL} , t _{PHZ}	Output Enable to Output at High Z ⁽¹⁾	-	12.5	-	15	-	20	-	ns		
f _{RI}	Register Input 4Clock Frequency ⁽¹⁾	-	80	-	66	-	50	-	MHz		3
t _{W-RI}	Register Input Clock Pulse Width, Low or High	5.5	-	6.5	-	9	-	ns			
t _{S-RI}	Register Input Setup Time	0	-	0	-	0	-	ns			
t _{H-RI}	Register Input Hold Time	2.5	-	2.5	-	2.5	-	ns			
t _{P-RI}	Register Input Clock to Output Data Valid	-	18.5	-	22	-	28	-	ns		
f _{RO}	Register Output Clock Frequency ⁽¹⁾	-	80	-	66	-	50	-	MHz		4
t _{W-RO}	Register Output Clock Pulse Width, Low or High	5.5	-	6.5	-	9	-	ns			
t _{S-RO}	Register Output Setup Time	6	-	7	-	9	-	ns			
t _{H-RO}	Register Output Hold Time	0	-	0	-	0	-	ns			
t _{P-RO}	Register Output Clock to Output Data Valid	-	12.5	-	15	-	20	-	ns		
f _{RIO}	Register Input/Output Clock Frequency ⁽¹⁾	-	80	-	66	-	50	-	MHz		5
t _{W-RIO}	Register Input/Output Clock Pulse Width, Low or High	5.5	-	6.5	-	9	-	ns			
t _{S-RIO}	Register Input/Output Setup Time	0	-	0	-	0	-	ns			
t _{H-RIO}	Register Input/Output Hold Time	2.5	-	2.5	-	2.5	-	ns			
t _{P-RIO}	Register Input/Output Clock to Output Data Valid	-	12.5	-	15	-	20	-	ns		
t _{SK-ZC}	ICLK/OCLK skew for zero clock delay output ⁽¹⁾	10	-	12	-	15	-	ns			6
t _{SK-OC}	ICLK/OCLK skew for one clock delay output ⁽¹⁾	-	5	-	5	-	5	-	ns		
f _{JTAG}	JTAG Clock (TCK) Frequency	-	20	-	20	-	20	-	MHz		
t _{W-JTAG}	JTAG Clock (TCK) Pulse Width	20	-	20	-	20	-	ns			
t _{S-JTAG}	JTAG Setup Time	15	-	15	-	15	-	ns			
t _{H-JTAG}	JTAG Hold Time	15	-	15	-	15	-	ns			7
t _{P-JTAG}	JTAG Clock to Output Data Valid	15	-	15	-	15	-	ns			
T _{RC}	RapidConnect Strobe Period	30	-	35	-	40	-	ns			
t _{W-RC}	RapidConnect Strobe Pulse Width	12	-	15	-	18	-	ns			
t _{S-RC}	RapidConnect Address and Data Setup Time	8	-	10	-	12	-	ns			
t _{H-RC}	RapidConnect Address and Data Hold Time	0	-	0	-	0	-	ns			
t _{P-RC}	RapidConnect Strobe Falling Edge to Data Valid for Making Connection	35	-	42	-	50	-	ns			

Note:

(1) These parameters are guaranteed but not tested in production.

AC Electrical Specifications IQ160, IQ128B(T_A = 0°C to 70°C, V_{DD} = 5V±5%)

(Assume two I/O Ports connected through the Switch Matrix with 35 pF loading.)

Symbol	Parameter	Speed Grade		-10		-12		-15		20		Ref. Timing Diagram
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t _{PLH} , t _{PHL}	One Way Signal Propagation Delay	-	10	-	12.5	-	15	-	20	-	ns	1
t _{PA}	Additional Delay per Additional Output Port up to 16 Output Ports ⁽¹⁾	-	1	-	1	-	1	-	1	-	ns	
t _{ABR}	Additional Delay in Bus Repeater (BR) Mode	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	
t _{ΔCMOS}	Additional Delay when Output Voltage Level is CMOS	-	1	-	1	-	1	-	1	-	ns	
t _{SK}	Skew Between Output Ports ⁽¹⁾	-	1.5	-	1.5	-	1.5	-	1.5	-	ns	
R _{DATA}	NRZ Data Rate ⁽¹⁾	-	160	-	133	-	100	-	80	-	Mbs	
t _{W+}	Positive Input Signal Pulse Width	7	-	8.5	-	11	-	13	-	ns		
t _{W-}	Negative Input Signal Pulse Width	5.5	-	6.5	-	9.0	-	11	-	ns		
t _{PZL} , t _{PZH}	Output Enable to Data Valid	-	12	-	14.5	-	17	-	22	-	ns	2
t _{PZL} , t _{PHZ}	Output Enable to Output at High Z ⁽¹⁾	-	12	-	14.5	-	17	-	22	-	ns	
f _{RI}	Register Input Clock Frequency ⁽¹⁾	-	100	-	80	-	66	-	50	-	MHz	
t _{W-RI}	Register Input Clock Pulse Width, Low or High	4.5	-	5.5	-	6.5	-	8.5	-	ns		3
t _{S-RI}	Register Input Setup Time	0	-	0	-	0	-	0	-	ns		
t _{H-RI}	Register Input Hold Time	2.5	-	2.5	-	2.5	-	2.5	-	ns		
t _{P-RI}	Register Input Clock to Output Data Valid	-	16	-	18.5	-	22	-	28	-	ns	
f _{RO}	Register Output Clock Frequency ⁽¹⁾	-	100	-	80	-	66	-	50	-	MHz	4
t _{W-RO}	Register Output Clock Pulse Width, Low or High	4.5	-	5.5	-	6.5	-	8.5	-	ns		
t _{S-RO}	Register Output Setup Time	5	-	6	-	7	-	9	-	ns		
t _{H-RO}	Register Output Hold Time	0	-	0	-	0	-	0	-	ns		
t _{P-RO}	Register Output Clock to Output Data Valid	-	10	-	12.5	-	15	-	20	-	ns	
f _{ROI}	Register Input/Output Clock Frequency ⁽¹⁾	-	100	-	80	-	66	-	50	-	MHz	5
t _{W-ROI}	Register Input/Output Clock Pulse Width, Low or High	4.5	-	5.5	-	6.5	-	8.5	-	ns		
t _{S-ROI}	Register Input/Output Setup Time	0	-	0	-	0	-	0	-	ns		
t _{H-ROI}	Register Input/Output Hold Time	2.5	-	2.5	-	2.5	-	2.5	-	ns		
t _{P-ROI}	Register Input/Output Clock to Output Data Valid	-	10	-	12.5	-	15	-	20	-	ns	
t _{SK-ZC}	ICLK/OCLK skew for zero clock delay output ⁽¹⁾	8	-	10	-	12	-	15	-	ns		
t _{SK-OC}	ICLK/OCLK skew for one clock delay output ⁽¹⁾	-	4	-	4	-	4	-	4	-	ns	
f _{JTAG}	JTAG Clock (TCK) Frequency	-	20	-	20	-	20	-	20	-	MHz	6
t _{W-JTAG}	JTAG Clock (TCK) Pulse Width	20	-	20	-	20	-	20	-	ns		
t _{S-JTAG}	JTAG Setup Time	15	-	15	-	15	-	15	-	ns		
t _{H-JTAG}	JTAG Hold Time	15	-	15	-	15	-	15	-	ns		
t _{P-JTAG}	JTAG Clock to Output Data Valid	15	-	15	-	15	-	15	-	ns		
T _{RC}	RapidConnect Strobe Period	30	-	35	-	40	-	40	-	ns		7
t _{W-RC}	RapidConnect Strobe Pulse Width	12	-	15	-	18	-	18	-	ns		
t _{S-RC}	RapidConnect Address and Data Setup Time	8	-	10	-	12	-	12	-	ns		
t _{H-RC}	RapidConnect Address and Data Hold Time	0	-	0	-	0	-	0	-	ns		
t _{P-RC}	RapidConnect Strobe Falling Edge to Data Valid for Making Connection	20	-	25	-	30	-	30	-	ns		

Note:

(1) These parameters are guaranteed but not tested in production.

AC Electrical Specifications IQ96, IQ64B(T_A = 0°C to 70°C, V_{DD} = 5V±5%, V_{DD.PAD} = 5V±5% or V_{DD.PAD} = 3V±10%)

(Assume two I/O Ports connected through the Switch Matrix with 35 pF loading.)

Speed Grade		-6	-10		-12		-15		Units	Ref. Timing Diagram
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
t _{PPLH} , t _{PHL}	One Way Signal Propagation Delay	-	6	-	10	-	12.5	-	15	ns
t _{PA}	Additional Delay per Additional Output Port up to 16 Output Ports ⁽¹⁾	-	0.25	-	0.25	-	0.25	-	0.25	ns
t _{ABR}	Additional Delay in Bus Repeater (BR) Mode	-	0	-	0	-	0	-	0	ns
t _{ACMOS}	Additional Delay when Output Voltage Level is CMOS	-	0.5	-	0.5	-	0.5	-	0.5	ns
t _{SK}	Skew Between Output Ports ⁽¹⁾	-	1.0	-	1.0	-	1.0	-	1.0	ns
R _{DATA}	NRZ Data Rate ⁽¹⁾	-	200	-	160	-	133	-	100	Mbs
t _{W+}	Positive Input Signal Pulse Width	6	-	7	-	8.5	-	11	-	ns
t _{W-}	Negative Input Signal Pulse Width	4	-	5.5	-	6.5	-	9	-	ns
t _{PZL} , t _{PZH}	Output Enable to Data Valid	-	8	-	12	-	14.5	-	17	ns
t _{PZL} , t _{PHZ}	Output Enable to Output at High Z ⁽¹⁾	-	8	-	12	-	14.5	-	17	ns
f _{RI}	Register Input Clock Frequency ⁽¹⁾	-	125	-	100	-	80	-	66	MHz
t _{W-RI}	Register Input Clock Pulse Width, Low or High	3.5	-	4.5	-	5.5	-	6.5	-	ns
t _{S-RI}	Register Input Setup Time	1	-	1	-	1	-	1	-	ns
t _{H-RI}	Register Input Hold Time	1	-	1	-	1	-	1	-	ns
t _{P-RI}	Register Input Clock to Output Data Valid	-	10	-	14	-	16.5	-	19	-
f _{RO}	Register Output Clock Frequency ⁽¹⁾	-	125	-	100	-	80	-	66	MHz
t _{W-RO}	Register Output Clock Pulse Width, Low or High	3.5	-	4.5	-	5.5	-	6.5	-	ns
t _{S-RO}	Register Output Setup Time	4	-	5	-	6	-	7	-	ns
t _{H-RO}	Register Output Hold Time	0	-	0	-	0	-	0	-	ns
t _{P-RO}	Register Output Clock to Output Data Valid	-	7.5	-	11.5	-	14	-	16.5	ns
f _{RIO}	Register Input/Output Clock Frequency ⁽¹⁾	-	125	-	100	-	80	-	66	MHz
t _{W-RIO}	Register Input/Output Clock Pulse Width, Low or High	3.5	-	4.5	-	5.5	-	6.5	-	ns
t _{S-RIO}	Register Input/Output Setup Time	1	-	1	-	1	-	1	-	ns
t _{H-RIO}	Register Input/Output Hold Time	1	-	1	-	1	-	1	-	ns
t _{P-RIO}	Register Input/Output Clock to Output Data Valid	-	7.5	-	11.5	-	14	-	16.5	ns
t _{SK-ZC}	ICLK/OCLK skew for zero clock delay output ⁽¹⁾	6	-	8	-	10	-	12	-	ns
t _{SK-OC}	ICLK/OCLK skew for one clock delay output ⁽¹⁾	-	3	-	3	-	3	-	3	ns
f _{JTAG}	JTAG Clock (TCK) Frequency	-	25	-	25	-	25	-	25	MHz
t _{W-JTAG}	JTAG Clock (TCK) Pulse Width	20	-	20	-	20	-	20	-	ns
t _{S-JTAG}	JTAG Setup Time	15	-	15	-	15	-	15	-	ns
t _{H-JTAG}	JTAG Hold Time	15	-	15	-	15	-	15	-	ns
t _{P-JTAG}	JTAG Clock to Output Data Valid	15	-	15	-	15	-	15	-	ns
T _{RC}	RapidConnect Strobe Period	25	-	30	-	35	-	40	-	ns
t _{W-RC}	RapidConnect Strobe Pulse Width	10	-	12	-	15	-	18	-	ns
t _{S-RC}	RapidConnect Address and Data Setup Time	5	-	8	-	10	-	12	-	ns
t _{H-RC}	RapidConnect Address and Data Hold Time	0	-	0	-	0	-	0	-	ns
t _{P-RC}	RapidConnect Strobe Falling Edge to Data Valid for Making Connection	18	-	20	-	25	-	30	-	ns

Note:

(1) These parameters are guaranteed but not tested in production.

AC Electrical Specifications IQ48, IQ32B

($T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 5V \pm 5\%$, $V_{DD\text{-PAD}} = 5V \pm 5\%$ or $V_{DD\text{-PAD}} = 3V \pm 10\%$)
 (Assume two I/O Ports connected through the Switch Matrix with 35 pF loading.)

Symbol	Parameter	Speed Grade		-5		-10		-12		-15		Units	Ref.	Timing Diagram
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
t_{PLH}, t_{PHL}	One Way Signal Propagation Delay	-	5	-	7.5	-	10	-	12.5	-	ns			
t_{PA}	Additional Delay per Additional Output Port up to 16 Output Ports ⁽¹⁾	-	0.25	-	0.25	-	0.25	-	0.25	-	0.25	ns		
t_{ABR}	Additional Delay in Bus Repeater (BR) Mode	-	0	-	0	-	0	-	0	-	0	ns		
t_{ACMOS}	Additional Delay when Output Voltage Level is CMOS	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	ns		
t_{SK}	Skew Between Output Ports ⁽¹⁾	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	ns		
R_{DATA}	NRZ Data Rate ⁽¹⁾	-	250	-	200	-	160	-	133	Mbs				
t_{W+}	Positive Input Signal Pulse Width	5	-	6	-	7	-	8.5	-	ns				
t_{W-}	Negative Input Signal Pulse Width	3	-	4	-	5.5	-	6.5	-	ns				
t_{PZL}, t_{PZH}	Output Enable to Data Valid	-	6	-	8.5	-	11	-	13.5	ns			2	
t_{PLZ}, t_{PHZ}	Output Enable to Output at High Z ⁽¹⁾	-	6	-	8.5	-	11	-	13.5	ns				
f_{RI}	Register Input Clock Frequency ⁽¹⁾	-	150	-	125	-	100	-	80	MHz				
t_{W-RI}	Register Input Clock Pulse Width, Low or High	3	-	3.5	-	4.5	-	5.5	-	ns				
t_{S-RI}	Register Input Setup Time	1	-	1	-	1	-	1	-	ns				3
t_{H-RI}	Register Input Hold Time	1	-	1	-	1	-	1	-	ns				
t_{P-RI}	Register Input Clock to Output Data Valid	-	10	-	12	-	14	-	16.5	ns				
f_{RO}	Register Output Clock Frequency ⁽¹⁾	-	150	-	125	-	100	-	80	MHz				
t_{W-RO}	Register Output Clock Pulse Width, Low or High	3	-	3.5	-	4.5	-	5.5	-	ns				4
t_{S-RO}	Register Output Setup Time	3.5	-	4	-	5	-	6	-	ns				
t_{H-RO}	Register Output Hold Time	0	-	0	-	0	-	0	-	ns				
t_{P-RO}	Register Output Clock to Output Data Valid	-	6	-	8.5	-	11	-	13.5	ns				
f_{RIO}	Register Input/Output Clock Frequency ⁽¹⁾	-	150	-	125	-	100	-	80	MHz				
t_{W-RIO}	Register Input/Output Clock Pulse Width, Low or High	3	-	3.5	-	4.5	-	5.5	-	ns				
t_{S-RIO}	Register Input/Output Setup Time	1	-	1	-	1	-	1	-	ns				5
t_{H-RIO}	Register Input/Output Hold Time	1	-	1	-	1	-	1	-	ns				
t_{P-RIO}	Register Input/Output Clock to Output Data Valid	-	6	-	8.5	-	11	-	13.5	ns				
t_{SK-ZC}	ICLK/OCLK skew for zero clock delay output ⁽¹⁾	5	-	6	-	8	-	10	-	ns				
t_{SK-OC}	ICLK/OCLK skew for one clock delay output ⁽¹⁾	-	3	-	3	-	3	-	3	-	ns			
t_{JTAG}	JTAG Clock (TCK) Frequency	-	25	-	25	-	25	-	25	MHz				
t_{W-JTAG}	JTAG Clock (TCK) Pulse Width	20	-	20	-	20	-	20	-	ns				6
t_{S-JTAG}	JTAG Setup Time	15	-	15	-	15	-	15	-	ns				
t_{H-JTAG}	JTAG Hold Time	15	-	15	-	15	-	15	-	ns				
t_{P-JTAG}	JTAG Clock to Output Data Valid	15	-	15	-	15	-	15	-	ns				
T_{RC}	RapidConnect Strobe Period	20	-	30	-	35	-	40	-	ns				
t_{W-RC}	RapidConnect Strobe Pulse Width	8	-	12	-	15	-	18	-	ns				
t_{S-RC}	RapidConnect Address and Data Setup Time	5	-	8	-	10	-	12	-	ns				7
t_{H-RC}	RapidConnect Address and Data Hold Time	0	-	0	-	0	-	0	-	ns				
t_{P-RC}	RapidConnect Strobe Falling Edge to Data Valid for Making Connection	16	-	20	-	25	-	30	-	ns				

Notes:

(1) These parameters are guaranteed but not tested in production.

Test Circuit and Timing Diagrams







Figure 11: Test Circuit and Waveform Definition




Timing Diagram 1: I/O Port Timing (Flow-through Mode)




Timing Diagram 2: Output Enable Timing (Flow-through Mode)




Timing Diagram 3: Clocked Input to Unclocked Output




Timing Diagram 4: Unclocked Input to Clocked Output



Timing Diagram 5: Clocked Input to Clocked Output (ICLK and OCLK are Synchronized)












Timing Diagram 6: JTAG Timing




Timing Diagram 7: RapidConnect Timing










Typical AC and DC Characteristics (Measured for IQ320 and IQ240B)












Typical AC and DC Characteristics (Measured for IQ160 and 128B)



Typical AC and DC Characteristics (Measured for IQ96 and IQ64B)



Typical AC and DC Characteristics (Measured for IQ48 and 32B)




IQ320 [PBGA/416L] Package Pinout by Name

Name	Pin #	Name	Pin #	Name	Pin #								
NC	F3	P045	B18	P097	G27	P149	AA25	P201	AE15	P253	AC1	P305/CA9	G1
ICLK	E2	P046	C16	P098	K25	P150	Y23	P202	AB14	P254	X4	P306/RA0	K4
OCLK	D1	P047	C18	P099	H25	P151	AC27	P203	AE14	P255	AB2	P307/RA1	G2
OE0	D22	P048	D16	P100	L23	P152	U23	P204	AC14	P256	W5	P308/RA2	K5
OE1	E24	P049	B19	P101	H26	P153	AB25	P205	AE13	P257	AA3	P309/RA3	G3
OE2	AB5	P050	E16	P102	L24	P154	AA24	P206	AD13	P258	W4	P310/RA4	J4
OE3	AA5	P051	C19	P103	J25	P155	AC26	P207	AE12	P259	AA2	P311/RA5	F2
P000	D5	P052	C17	P104	L25	P156	AA23	P208	AC13	P260	V5	P312/RA6	J5
P001	E14	P053	B20	P105	J26	P157	AD25	P209	AE11	P261	Y3	P313/RA7	H5
P002	E6	P054	D17	P106	M25	P158	AB23	P210	AB13	P262	V4	P314/RA8	G4
P003	E11	P055	C20	P107	J27	P159	AC25	P211	AF10	P263	Y2	P315/RA9	G5
P004	D6	P056	E17	P108	M23	P160	AB22	P212	AC12	P264	V3	P316/C0	F4
P005	E9	P057	A21	P109	K26	P161	AD24	P213	AE10	P265	Y1	P317/C1	F5
P006	E8	P058	D18	P110	M24	P162	AC23	P214	AB12	P266	U5	P318/WE	E5
P007	C6	P059	B21	P111	L26	P163	AE25	P215	AD10	P267	X3	P319/STROBE	D3
P008	E7	P060	D19	P112	N23	P164	AB21	P216	AC11	P268	U4	RID	D2
P009	B6	P061	C21	P113	M26	P165	AE24	P217	AE9	P269	X2	ROD	E3
P010	D7	P062	E18	P114	N24	P166	AC22	P218	AC10	P270	U3	RPU	C3
P011	C7	P063	B22	P115	N27	P167	AD23	P219	AD9	P271	W3	TCK	A4
P012	E10	P064	E19	P116	P25	P168	AC21	P220	AC9	P272	T5	TDI	B3
P013	B7	P065	C22	P117	N26	P169	AF24	P221	AE8	P273	W1	TDO	C5
P014	D9	P066	D20	P118	P23	P170	AB20	P222	AB11	P274	T4	TMS	B4
P015	A7	P067	B23	P119	R26	P171	AE23	P223	AD8	P275	V2	TRST'	B5
P016	D8	P068	E20	P120	P24	P172	AC20	P224	AC8	P276	T3	VDD	A5
P017	C8	P069	A24	P121	R27	P173	AD22	P225	AF7	P277	U2	VDD	A8
P018	D10	P070	D21	P122	R25	P174	AB19	P226	AB10	P278	R4	VDD	A10
P019	B8	P071	C23	P123	T26	P175	AE22	P227	AE7	P279	T2	VDD	A14
P020	C10	P072	E21	P124	R24	P176	AC19	P228	AB8	P280	R5	VDD	A19
P021	C9	P073	B24	P125	U26	P177	AD21	P229	AD7	P281	R1	VDD	A23
P022	D11	P074	E22	P126	R23	P178	AB18	P230	AB9	P282	P3	VDD	AB1
P023	B9	P075	C25	P127	V27	P179	AE21	P231	AE6	P283	P2	VDD	AB27
P024	C11	P076	C24	P128	T25	P180	AC18	P232	AB7	P284	P4	VDD	AD11
P025	A9	P077	D25	P129	V26	P181	AF21	P233	AD6	P285	N1	VDD	AD12
P026	E12	P078	E23	P130	T24	P182	AD18	P234	AC7	P286	N3	VDD	AD15
P027	B10	P079	C26	P131	V25	P183	AD20	P235	AE5	P287	M2	VDD	AF5
P028	D12	P080	F24	P132	T23	P184	AB17	P236	AC6	P288	P5	VDD	AF9
P029	B11	P081	D26	P133	W26	P185	AE20	P237	AF4	P289	L2	VDD	AF13
P030	C12	P082	G23	P134	U25	P186	AC17	P238	AB6	P290	N4	VDD	AF14
P031	B12	P083	E25	P135	W25	P187	AD19	P239	AD5	P291	K1	VDD	AF18
P032	E13	P084	G24	P136	U24	P188	AD17	P240	AC5	P292	M3	VDD	AF20
P033	A13	P085	D27	P137	X26	P189	AE19	P241	AE4	P293	K2	VDD	AF23
P034	D13	P086	H23	P138	V24	P190	AB16	P242	AD3	P294	L3	VDD	B13
P035	B14	P087	E26	P139	X25	P191	AF19	P243	AD4	P295	K3	VDD	B15
P036	C14	P088	H24	P140	W24	P192	AC16	P244	AB4	P296/CA0	N5	VDD	C13
P037	A15	P089	F25	P141	Y27	P193	AE18	P245	AC3	P297/CA1	J2	VDD	E1
P038	D14	P090	J23	P142	V23	P194	AD18	P246	AA4	P298/CA2	M5	VDD	E27
P039	B16	P091	F26	P143	Y26	P195	AE17	P247	AD2	P299/CA3	J3	VDD	F23
P040	C15	P092	J24	P144	Y24	P196	AC15	P248	Y5	P300/CA4	M4	VDD	H27
P041	B17	P093	G25	P145	Y25	P197	AE16	P249	AC2	P301/CA5	H2	VDD	H4
P042	D15	P094	K23	P146	X23	P198	AB15	P250	Y4	P302/CA6	L4	VDD	J1
P043	A18	P095	G26	P147	AA26	P199	AF15	P251	AB3	P303/CA7	H3	VDD	K27
P044	E15	P096	K24	P148	W23	P200	AD14	P252	X5	P304/CA8	L5	VDD	N2

**IQ160 [MQUAD® and
PQFP/208L] Package Pinout**

Pin #	Name	Pin #	Name	Pin #	Name	Pin #	Name
1	TDI	53	OE2	105	P079	157	OE0
2	P159/STROBE	54	P121	106	P078	158	P037
3	P158/WE	55	P120	107	P077	159	P036
4	P157/C1	56	P119	108	P076	160	P035
5	P156/C0	57	P118	109	P075	161	P034
6	VSS	58	P117	110	P074	162	P033
7	OCLK	59	P116	111	VSS	163	VSS
8	VDD	60	VSS	112	P073	164	VDD
9	VSS	61	VDD	113	P072	165	P032
10	ICLK	62	P115	114	P071	166	P031
11	P155/RA7	63	P114	115	P070	167	P030
12	P154/RA6	64	P113	116	P069	168	P029
13	P153/RA5	65	P112	117	P068	169	P028
14	P152/RA4	66	P111	118	VSS	170	P027
15	P151/RA3	67	P110	119	VDD	171	VSS
16	P150/RA2	68	VSS	120	P067	172	P026
17	P149/RA1	69	P109	121	P066	173	P025
18	VSS	70	P108	122	P065	174	P024
19	P148/RA0	71	P107	123	P064	175	P023
20	P147/CA7	72	P106	124	P063	176	P022
21	P146/CA6	73	P105	125	P062	177	P021
22	P145/CA5	74	P104	126	VSS	178	VSS
23	VSS	75	VSS	127	P061	179	P020
24	P144/CA4	76	P103	128	P060	180	P019
25	P143/CA3	77	P102	129	P059	181	P018
26	P142/CA2	78	P101	130	P058	182	P017
27	P141/CA1	79	VDD	131	P057	183	P016
28	P140/CA0	80	P100	132	P056	184	P015
29	VDD	81	P099	133	VDD	185	VSS
30	P139	82	P098	134	VSS	186	VDD
31	VSS	83	VSS	135	P055	187	P014
32	P138	84	P097	136	P054	188	P013
33	P137	85	P096	137	P053	189	P012
34	P136	86	P095	138	P052	190	P011
35	P135	87	P094	139	P051	191	P010
36	P134	88	P093	140	P050	192	P009
37	P133	89	P092	141	VSS	193	VSS
38	VSS	90	VSS	142	P049	194	P008
39	P132	91	P091	143	P048	195	P007
40	P131	92	P090	144	P047	196	P006
41	P130	93	P089	145	P046	197	P005
42	P129	94	P088	146	P045	198	P004
43	P128	95	P087	147	P044	199	VSS
44	P127	96	P086	148	VDD	200	P003
45	VDD	97	VSS	149	VSS	201	P002
46	VSS	98	VDD	150	P043	202	P001
47	P126	99	P085	151	P042	203	P000
48	P125	100	P084	152	P041	204	TRST*
49	P124	101	P083	153	P040	205	VDD
50	P123	102	P082	154	P039	206	TCK
51	P122	103	P081	155	P038	207	TDO
52	OE3	104	P080	156	OE1	208	TMS

IQ160 [MQUAD® and PQFP/208L] Package Pinout




**IQ128B [MQUAD® and
PQFP/184L] Package Pinout**

Pin #	Name	Pin #	Name	Pin #	Name	Pin #	Name
1	TDI	47	V _{DD}	93	V _{DD}	139	OE0
2	P127/STROBE	48	OE2	94	P063	140	P029
3	P126/WĒ	49	P097	95	P062	141	P028
4	P125/C1	50	P096	96	P061	142	P027
5	P124/C0	51	P095	97	P060	143	P026
6	V _{SS}	52	P094	98	P059	144	P025
7	OCLK	53	V _{SS}	99	V _{SS}	145	V _{SS}
8	V _{DD}	54	P093	100	P058	146	V _{DD}
9	V _{SS}	55	P092	101	P057	147	P024
10	ICLK	56	P091	102	P056	148	P023
11	P123/RA6	57	P090	103	P055	149	P022
12	P122/RA5	58	P089	104	P054	150	P021
13	P121/RA4	59	V _{SS}	105	V _{SS}	151	V _{SS}
14	P120/RA3	60	V _{DD}	106	V _{DD}	152	P020
15	P119/RA2	61	P088	107	P053	153	P019
16	P118/RA1	62	P087	108	P052	154	P018
17	V _{SS}	63	P086	109	P051	155	P017
18	V _{DD}	64	P085	110	P050	156	V _{SS}
19	P117/RA0	65	P084	111	P049	157	V _{DD}
20	P116/CA6	66	V _{SS}	112	V _{SS}	158	P016
21	P115/CA5	67	P083	113	P048	159	P015
22	V _{SS}	68	P082	114	P047	160	P014
23	P114/CA4	69	P081	115	P046	161	P013
24	P113/CA3	70	P080	116	P045	162	V _{SS}
25	P112/CA2	71	P079	117	P044	163	P012
26	P111/CA1	72	V _{SS}	118	V _{DD}	164	P011
27	P110/CA0	73	V _{DD}	119	V _{SS}	165	P010
28	V _{DD}	74	P078	120	P043	166	P009
29	P109 [†]	75	P077	121	P042	167	V _{SS}
30	V _{SS}	76	P076	122	P041	168	V _{DD}
31	P108 [†]	77	P075	123	P040	169	P008
32	P107 [†]	78	P074	124	P039	170	P007
33	P106 [†]	79	V _{SS}	125	V _{SS}	171	P006
34	P105 [†]	80	P073	126	P038	172	P005
35	V _{SS}	81	P072	127	P037	173	P004
36	P104 [†]	82	P071	128	P036	174	V _{SS}
37	P103 [†]	83	P070	129	P035	175	P003
38	P102 [†]	84	P069	130	P034	176	P002
39	P101	85	V _{SS}	131	V _{DD}	177	P001
40	V _{DD}	86	V _{DD}	132	V _{SS}	178	P000
41	V _{SS}	87	P068	133	P033	179	TRST*
42	P100	88	P067	134	P032	180	V _{DD}
43	P099	89	P066	135	P031	181	TCK
44	P098	90	P065	136	P030	182	V _{SS}
45	OE3	91	V _{SS}	137	V _{DD}	183	TDO
46	V _{SS}	92	P064	138	OE1	184	TMS

[†] These I/O Ports cannot be addressed in RapidConnect Mode.

IQ128B [MQUAD® and PQFP/184L] Package Pinout




Top View

† These I/O Ports cannot be addressed in RapidConnect Mode.

**IQ96 [MQUAD®, TQFP
and PQFP/144L Package]
Pinout**


Pin #	Name						
1	TDI	37	OE2	73	P047	109	OE0
2	P095/STROBE	38	P073	74	P046	110	P021
3	P094/WE	39	P072	75	V _{SS}	111	P020
4	P093/C1	40	P071	76	P045	112	V _{SS}
5	P092/C0	41	P070	77	P044	113	V _{DD} .PAD
6	V _{SS} .PAD	42	V _{SS}	78	P043	114	P019
7	OCLK	43	V _{DD} .PAD	79	P042	115	P018
8	V _{DD} .PAD	44	P069	80	V _{SS} .PAD	116	P017
9	V _{SS} .PAD	45	P068	81	V _{DD} .PAD	117	P016
10	ICLK	46	P067	82	P041	118	V _{SS} .PAD
11	P091/RA6	47	P066	83	P040	119	P015
12	P090/RA5	48	V _{SS} .PAD	84	P039	120	P014
13	P089/RA4	49	P065	85	P038	121	P013
14	P088/RA3	50	P064	86	V _{SS} .PAD	122	P012
15	P087/RA2	51	P063	87	P037	123	V _{SS} .PAD
16	P086/RA1	52	P062	88	P036	124	P011
17	V _{SS} .PAD	53	V _{SS} .PAD	89	P035	125	P010
18	P085/RA0	54	P061	90	P034	126	P009
19	P084/CA6	55	P060	91	V _{DD} .PAD	127	P008
20	P083/CA5	56	V _{DD} .PAD	92	V _{SS} .PAD	128	V _{SS} .PAD
21	V _{SS} .PAD	57	P059	93	P033	129	V _{DD} .PAD
22	P082/CA4	58	P058	94	P032	130	P007
23	P081/CA3	59	V _{SS} .PAD	95	P031	131	P006
24	P080/CA2	60	P057	96	P030	132	P005
25	P079/CA1	61	P056	97	V _{SS} .PAD	133	P004
26	P078/CA0	62	P055	98	P029	134	V _{SS} .PAD
27	V _{DD} .PAD	63	P054	99	P028	135	P003
28	V _{SS}	64	V _{SS} .PAD	100	P027	136	P002
29	P077	65	P053	101	P026	137	P001
30	V _{SS} .PAD	66	P052	102	V _{DD}	138	P000
31	P076	67	P051	103	V _{SS} .PAD	139	V _{SS} .PAD
32	P075	68	P050	104	P025	140	TRST*
33	V _{DD}	69	V _{SS} .PAD	105	P024	141	V _{DD}
34	V _{SS} .PAD	70	V _{DD}	106	P023	142	TCK
35	P074	71	P049	107	P022	143	TDO
36	OE3	72	P048	108	OE1	144	TMS

IQ96 [MQUAD®, TQFP and PQFP/144L Package] Pinout




**IQ64B [[MQUAD® and
PQFP/100L Package]
Pinout**

Pin #	Name						
1	TDI	26	OE3	51	P030	76	P013
2	P063/STROBE	27	OE2	52	V _{SS}	77	P012
3	P062/WE	28	V _{SS}	53	P029	78	V _{SS}
4	P061/C1	29	V _{DD} .PAD	54	P028	79	P011
5	P060/C0	30	V _{SS} .PAD	55	P027	80	P010
6	OCLK	31	P047	56	P026	81	P009
7	V _{DD} .PAD	32	P046	57	V _{SS} .PAD	82	P008
8	V _{SS} .PAD	33	V _{SS} .PAD	58	P025	83	V _{SS} .PAD
9	ICLK	34	P045	59	P024	84	P007
10	P059/RA5	35	P044	60	P023	85	P006
11	P058/RA4	36	P043	61	P022	86	P005
12	P057/RA3	37	P042	62	V _{SS} .PAD	87	P004
13	P056/RA2	38	V _{SS} .PAD	63	P021	88	V _{SS} .PAD
14	P055/RA1	39	P041	64	P020	89	V _{DD} .PAD
15	V _{SS} .PAD	40	P040	65	P019	90	P003
16	P054/RA0	41	P039	66	P018	91	P002
17	P053/CA5	42	P038	67	V _{DD} .PAD	92	V _{SS} .PAD
18	V _{SS} .PAD	43	V _{SS} .PAD	68	V _{SS} .PAD	93	P001
19	P052/CA4	44	P037	69	P017	94	P000
20	P051/CA3	45	P036	70	P016	95	V _{SS} .PAD
21	P050/CA2	46	P035	71	V _{SS} .PAD	96	TRST*
22	P049/CA1	47	P034	72	P015	97	V _{DD}
23	P048/CA0	48	P033	73	P014	98	TCK
24	V _{SS}	49	P032	74	OE1	99	TDO
25	V _{DD}	50	P031	75	OE0	100	TMS




**IQ64B [TQFP/100L
Package] Pinout**

Pin #	Name						
1	TDI	26	OE3	51	P030	76	P013
2	P063/STROBE	27	OE2	52	V _{SS}	77	P012
3	P062/WE	28	V _{SS}	53	P029	78	V _{SS}
4	P061/C1	29	V _{DD} .PAD	54	P028	79	P011
5	P060/C0	30	V _{SS} .PAD	55	P027	80	P010
6	OCLK	31	P047	56	P026	81	P009
7	V _{DD} .PAD	32	P046	57	V _{SS} .PAD	82	P008
8	V _{SS} .PAD	33	V _{SS} .PAD	58	P025	83	V _{SS} .PAD
9	ICLK	34	P045	59	P024	84	P007
10	P059/RA5	35	P044	60	P023	85	P006
11	P058/RA4	36	P043	61	P022	86	P005
12	P057/RA3	37	P042	62	V _{SS} .PAD	87	P004
13	P056/RA2	38	V _{SS} .PAD	63	P021	88	V _{SS} .PAD
14	P055/RA1	39	P041	64	P020	89	V _{DD} .PAD
15	V _{SS} .PAD	40	P040	65	P019	90	P003
16	P054/RA0	41	P039	66	P018	91	P002
17	P053/CA5	42	P038	67	V _{DD} .PAD	92	V _{SS} .PAD
18	V _{SS} .PAD	43	V _{SS} .PAD	68	V _{SS} .PAD	93	P001
19	P052/CA4	44	P037	69	P017	94	P000
20	P051/CA3	45	P036	70	P016	95	V _{SS} .PAD
21	P050/CA2	46	P035	71	V _{SS} .PAD	96	TRST*
22	P049/CA1	47	P034	72	P015	97	V _{DD}
23	P048/CA0	48	P033	73	P014	98	TCK
24	V _{SS}	49	P032	74	OE1	99	TDO
25	V _{DD}	50	P031	75	OE0	100	TMS




**IQ64B [PLCC/84L
Package] Pinout**

Pin #	Name						
1	P005	22	P056/RA2	43	V _{SS}	64	P021
2	P004	23	P055/RA1	44	P041	65	P020
3	V _{SS}	24	V _{SS}	45	P040	66	P019
4	P003	25	P054/RA0	46	P039	67	P018
5	P002	26	P053/CA5	47	P038	68	V _{SS}
6	P001	27	P052/CA4	48	P037	69	P017
7	P000	28	P051/CA3	49	P036	70	P016
8	TRST*	29	P050/CA2	50	P035	71	V _{SS}
9	TCK	30	P049/CA1	51	P034	72	P015
10	TDO	31	P048/CA0	52	P033	73	P014
11	TMS	32	V _{DD}	53	P032	74	OE1
12	TDI	33	OE3	54	P031	75	OE0
13	P063/STROBE	34	OE2	55	P030	76	P013
14	P062/WĒ	35	V _{SS}	56	P029	77	P012
15	P061/C1	36	V _{DD}	57	P028	78	V _{DD}
16	P060/C0	37	P047	58	P027	79	P011
17	OCLK	38	P046	59	P026	80	P010
18	ICLK	39	P045	60	P025	81	P009
19	P059/RA5	40	P044	61	P024	82	P008
20	P058/RA4	41	P043	62	P023	83	P007
21	P057/RA3	42	P042	63	P022	84	P006

**Top View**


**IQ48 [PQFP/80L Package]
Pinout**

Pin #	Name						
1	NC	21	NC	41	NC	61	NC
2	V _{SS}	22	TDO	42	V _{SS}	62	OE0
3	P047/STROBE	23	P035/CA2	43	P023	63	P011
4	P046/WE	24	P034/CA1	44	P022	64	P010
5	P045/C0	25	P033/CA0	45	P021	65	P009
6	V _{SS} .PAD	26	V _{SS} .PAD	46	V _{SS} .PAD	66	V _{SS} .PAD
7	P044/RA5	27	P032	47	P020	67	P008
8	P043/RA4	28	P031	48	P019	68	P007
9	P042/RA3	29	P030	49	P018	69	P006
10	V _{DD}	30	V _{DD} .PAD	50	V _{DD}	70	V _{DD} .PAD
11	V _{DD} .PAD	31	P029	51	V _{DD} .PAD	71	P005
12	P041/RA2	32	P028	52	P017	72	P004
13	P040/RA1	33	P027	53	P016	73	P003
14	P039/RA0	34	V _{SS} .PAD	54	P015	74	V _{SS} .PAD
15	V _{SS} .PAD	35	P026	55	V _{SS} .PAD	75	P002
16	P038/CA5	36	P025	56	P014	76	P001
17	P037/CA4	37	P024	57	P013	77	P000
18	P036/CA3	38	ICLK	58	P012	78	TRST*
19	TDI	39	OCLK	59	TMS	79	TCK
20	NC	40	NC	60	NC	80	NC




**IQ48 [TQFP/80L Package]
Pinout**

Pin #	Name						
1	NC	21	NC	41	NC	61	NC
2	V _{SS}	22	TDO	42	V _{SS}	62	OE0
3	P047/STROBE	23	P035/CA2	43	P023	63	P011
4	P046/WĒ	24	P034/CA1	44	P022	64	P010
5	P045/C0	25	P033/CA0	45	P021	65	P009
6	V _{SS} .PAD	26	V _{SS} .PAD	46	V _{SS} .PAD	66	V _{SS} .PAD
7	P044/RA5	27	P032	47	P020	67	P008
8	P043/RA4	28	P031	48	P019	68	P007
9	P042/RA3	29	P030	49	P018	69	P006
10	V _{DD}	30	V _{DD} .PAD	50	V _{DD}	70	V _{DD} .PAD
11	V _{DD} .PAD	31	P029	51	V _{DD} .PAD	71	P005
12	P041/RA2	32	P028	52	P017	72	P004
13	P040/RA1	33	P027	53	P016	73	P003
14	P039/RA0	34	V _{SS} .PAD	54	P015	74	V _{SS} .PAD
15	V _{SS} .PAD	35	P026	55	V _{SS} .PAD	75	P002
16	P038/CA5	36	P025	56	P014	76	P001
17	P037/CA4	37	P024	57	P013	77	P000
18	P036/CA3	38	ICLK	58	P012	78	TRST*
19	TDI	39	OCLK	59	TMS	79	TCK
20	NC	40	NC	60	NC	80	NC




**IQ48 [PLCC/68L Package]
Pinout**

Pin #	Name						
1	P005	18	V _{DD}	35	P029	52	V _{DD}
2	P004	19	V _{DD} .PAD	36	P028	53	V _{DD} .PAD
3	P003	20	P041/RA2	37	P027	54	P017
4	V _{SS} .PAD	21	P040/RA1	38	V _{SS} .PAD	55	P016
5	P002	22	P039/RA0	39	P026	56	P015
6	P001	23	P038/CA5	40	P025	57	P014
7	P000	24	P037/CA4	41	P024	58	P013
8	TRST*	25	P036/CA3	42	ICLK	59	P012
9	TCK	26	TDI	43	OCLK	60	TMS
10	V _{SS}	27	TDO	44	V _{SS}	61	OE0
11	P047/STROBE	28	P035/CA2	45	P023	62	P011
12	P046/WE	29	P034/CA1	46	P022	63	P010
13	P045/C0	30	P033/CA0	47	P021	64	P009
14	V _{SS} .PAD	31	V _{SS} .PAD	48	V _{SS} .PAD	65	V _{SS} .PAD
15	P044/RA5	32	P032	49	P020	66	P008
16	P043/RA4	33	P031	50	P019	67	P007
17	P042/RA3	34	P030	51	P018	68	P006




**IQ32B [TQFP and
PQFP/52L Package] Pinout**

Pin #	Name	Pin #	Name	Pin #	Name	Pin #	Name
1	P031/STROBE	14	TDI	27	Vss	40	OE0
2	P030/WE	15	TDO	28	P014	41	P006
3	P029/C0	16	P021/CA2	29	P013	42	P005
4	VSS.PAD	17	P020/CA1	30	P012	43	P004
5	P028/RA4	18	P019/CA0	31	VSS.PAD	44	VSS.PAD
6	P027/RA3	19	Vss.PAD	32	P011	45	P003
7	VDD	20	P018	33	VDD	46	P002
8	VDD.PAD	21	P017	34	VDD.PAD	47	VSS.PAD
9	P026/RA2	22	Vss.PAD	35	P010	48	P001
10	P025/RA1	23	P016	36	P009	49	P000
11	P024/RA0	24	P015	37	P008	50	TRST*
12	P023/CA4	25	ICLK	38	P007	51	TCK
13	P022/CA3	26	OCLK	39	TMS	52	Vss




**IQ32B [PLCC/52L
Package] Pinout**

Pin #	Name						
1	P002	14	V _{DD}	27	P018	40	V _{DD}
2	V _{SS} .PAD	15	V _{DD} .PAD	28	P017	41	V _{DD} .PAD
3	P001	16	P026/RA2	29	V _{SS} .PAD	42	P010
4	P000	17	P025/RA1	30	P016	43	P009
5	TRST*	18	P024/RA0	31	P015	44	P008
6	TCK	19	P023/CA4	32	ICLK	45	P007
7	V _{SS}	20	P022/CA3	33	OCLK	46	TMS
8	P031/STROBE	21	TDI	34	V _{SS}	47	OE0
9	P030/WĒ	22	TDO	35	P014	48	P006
10	P029/C0	23	P021/CA2	36	P013	49	P005
11	V _{SS} .PAD	24	P020/CA1	37	P012	50	P004
12	P028/RA4	25	P019/CA0	38	V _{SS} .PAD	51	V _{SS} .PAD
13	P027/RA3	26	V _{SS} .PAD	39	P011	52	P003






Mechanical Specification

IQ320 [PPGA/391L] Package Dimensions




Note: Use "mm" as the controlling dimension.

**IQ320 [PBGA/416L]
Package Dimensions**
Top View**Bottom View (Ball Side)**

Note: Use "mm" as the controlling dimension.


MQUAD Package Dimensions^(1, 2)




Package Dimension Table	MQUAD/304L		MQUAD/208L		MQUAD/184L		MQUAD/144L		MQUAD/100L		
	inch	mm	inch	mm	inch	mm	inch	mm	inch	mm	
A	max	0.172	4.38	0.156	3.96	0.156	3.96	0.152	3.96	.128	3.26
A1	min	0.010	0.25	0.014	0.35	0.014	0.35	0.014	0.35	.011	0.28
	max	0.020	0.51	0.021	0.53	0.021	0.53	0.021	0.53	.019	0.48
A2	min	0.144	3.66	0.125	3.18	0.125	3.17	0.125	3.17	.099	2.51
	max	0.154	3.92	0.135	3.43	0.135	3.43	0.135	3.43	.109	2.78
D	min	1.669	42.46	1.197	30.45	1.220	31.00	1.219	30.95	.904	22.95
	max	1.685	42.87	1.213	30.86	1.236	31.40	1.238	31.45	.923	23.45
D1	min	1.558	39.64	1.086	27.63	1.086	27.59	1.086	27.59	.779	19.74
	max	1.566	39.84	1.094	27.83	1.094	27.79	1.094	27.79	.781	19.84
E	min	1.669	42.46	1.197	30.45	1.220	31.00	1.219	30.95	.667	16.95
	max	1.685	42.87	1.213	30.86	1.236	31.40	1.238	31.45	.687	17.45
E1	min	1.558	39.64	1.086	27.63	1.086	27.59	1.086	27.59	.541	13.74
	max	1.566	39.84	1.094	27.83	1.094	27.79	1.094	27.79	.545	13.84
L	min	0.020	0.51	0.020	0.51	0.020	0.50	0.029	0.73	.029	0.73
	max	0.030	0.76	0.030	0.76	0.030	0.75	0.041	1.03	.041	1.03
B	min	0.007	0.18	0.006	0.15	0.006	0.16	0.009	0.22	.009	0.22
	max	0.011	0.28	0.011	0.28	0.011	0.27	0.014	0.35	.014	0.35
e	BSC.	0.0197	0.50	0.0197	0.50	0.0197	0.50	0.0256	0.65	.0256	0.65

Notes: (1) Use "mm" as the controlling dimension
 (2) MQUAD - Metal Quad Flat Package

**PQFP Package
Dimensions^(1, 2)**



Top View




Detail W

Detail X

Package Dimension		PQFP/208L		PQFP/184L		PQFP/144L		PQFP/100L		PQFP/80L		PQFP/52L		
Table	inch	mm	inch	mm	inch	mm	inch	mm	inch	mm	inch	mm	inch	mm
A	max	.157	3.99	.157	3.99	.157	3.99	.130	3.30	.127	.323	.096	.245	
A1	min	.010	.25	.010	.25	.010	.25	.011	.27	.012	.30	.010	.25	
	max	.017	.43	.017	.43	.017	.43	.017	.43	.017	.43	.015	.38	
A2	min	.135	3.43	.135	3.43	.135	3.43	.102	2.60	.102	.260	.077	.195	
	max	.140	3.56	.140	3.56	.140	3.56	.110	2.80	.110	.280	.081	.207	
D	min	1.195	30.40	1.219	31.01	1.219	31.01	.903	22.95	.904	22.95	.510	12.95	
	max	1.215	30.91	1.238	31.49	1.238	31.49	.923	23.45	.923	23.45	.530	13.45	
D1	min	1.098	27.93	1.098	27.93	1.098	27.93	.783	19.90	.783	19.90	.390	9.90	
	max	1.106	28.14	1.106	28.14	1.106	28.14	.791	20.10	.791	20.10	.398	10.10	
E	min	1.195	30.40	1.219	31.01	1.219	31.01	.667	16.95	.667	16.95	.510	12.95	
	max	1.215	30.91	1.238	31.49	1.238	31.49	.687	17.45	.687	17.45	.530	13.45	
E1	min	1.098	27.93	1.098	27.93	1.098	27.93	.547	13.90	.547	13.90	.390	9.90	
	max	1.106	28.14	1.106	28.14	1.106	28.14	.555	14.10	.555	14.10	.398	10.10	
L	min	.018	.46	.029	.74	.029	.74	.023	.60	.029	.73	.029	.73	
	max	.030	.76	.041	.041	.104	.039	1.00	.041	1.03	.041	1.03		
B	min	.006	.15	.006	.15	.009	.23	.010	.25	.012	.30	.009	.22	
	max	.011	.28	.011	.28	.014	.36	.014	.35	.018	.45	.014	.35	
e	BSC.	.0197	.50	.0197	.50	.0256	.65	.0256	.65	.0315	.80	.0256	.65	

Notes: (1) Use "mm" as the controlling dimension
(2) PQFP- Plastic Quad Flat Package

**TQFP Package
Dimensions^(1, 2)**



Package Dimension		TQFP/144L		TQFP/100L		TQFP/80L		TQFP/52L	
Table		inch	mm	inch	mm	inch	mm	inch	mm
A	max	.063	1.60	.063	1.60	.063	1.60	.063	1.60
A1	min	.002	0.05	.002	0.05	.002	0.05	.002	0.05
	max	.006	0.15	.006	0.15	.006	0.15	.006	0.15
A2	min	.053	1.35	.053	1.35	.053	1.35	.053	1.35
	max	.057	1.45	.057	1.45	.057	1.45	.057	1.45
D	min	.858	21.80	.622	15.80	.622	15.80	.465	11.80
	max	.874	22.20	.638	16.20	.638	16.20	.480	12.20
D1	min	.783	19.90	.547	13.90	.547	13.90	.390	9.90
	max	.791	20.10	.555	14.10	.555	14.10	.398	10.10
E	min	.858	21.80	.622	15.80	.622	15.80	.465	11.80
	max	.874	22.20	.638	16.20	.638	16.20	.480	12.20
E1	min	.783	19.90	.547	13.90	.547	13.90	.390	9.90
	max	.791	20.10	.555	14.10	.555	14.10	.398	10.10
L	min	.018	0.45	.012	0.30	.018	0.45	.018	0.45
	max	.030	0.75	.028	0.70	.030	0.75	.030	0.75
B	min	.007	0.17	.007	0.17	.009	0.22	.009	0.22
	max	.011	0.27	.011	0.27	.015	0.38	.015	0.38
e	BSC.	.0197	0.50	.0197	0.50	.0256	0.65	.0256	0.65

Notes: (1) Use "mm" as the controlling dimension
(2) TQFP - Thin Plastic Quad Flat Package

**PLCC Package
Dimensions^(1, 2)**




Table	Package Dimension		PLCC/84L		PLCC/68L		PLCC/52L	
	inch	mm	inch	mm	inch	mm	inch	mm
A	max	.200	5.08	.200	5.08	.200	5.08	.200
A1	min	.090	2.28	.090	2.28	.090	2.28	.090
	max	.130	3.30	.130	3.30	.130	3.30	.130
D	min	1.185	30.09	.985	25.01	.785	19.93	.795
	max	1.195	30.35	.995	25.27	.795	20.19	.795
D1	min	1.150	29.21	.950	24.13	.750	19.05	.756
	max	1.158	29.41	.958	24.33	.756	19.20	.756
D2	min	.545	13.84	.445	11.30	.345	8.76	.345
	max	.565	14.35	.465	11.81	.365	9.27	.365
E	min	1.185	30.09	.985	25.01	.785	19.93	.795
	max	1.195	30.35	.995	25.27	.795	20.19	.795
E1	min	1.150	29.21	.950	24.13	.750	19.05	.756
	max	1.158	29.41	.958	24.33	.756	19.20	.756
E2	min	.545	13.84	.445	11.30	.345	8.76	.345
	max	.565	14.35	.465	11.81	.365	9.27	.365

Notes: (1) Use inch as the controlling dimension
 (2) PLCC- Plastic Leaded Chip Carrier


Component Availability and Ordering Information

The following table lists the IQ devices and the different package options, speed grades and operating temperature ranges that are currently available. Contact I-Cube Marketing for more up-to-date information on product availability.

Package Type Code	Pins	52	68	80	84	100	144	184	208	304	391	416
	POFP	TQFP	PLCC	POFP	TQFP	PLCC	POFP	MQUAD	TQFP	POFP	MQUAD	PPGA
	PC52	TQ52	J52	J68	PQ80	TQ80	J84	PQ100	MQ100	TQ100	PQ144	MQ144
-20											C	C
-15											C	C
-12											C	C
-10											C	C
-20											C	C
-15											C	C
-12											C	C
-10											C	C
-20											C	C
-15											C	C
-12											C	C
-10											C	C
-6											C	C
-15								C	C	C		
-12								C	C	C		
-10								C	C	C		
-6								C	C	C		
-12				C	C	C						
-10				C	C	C						
-7				C	C	C						
-5				C	C	C						
-12	C1	C1	C1									
-10	C1	C1	C1									
-7	C1	C1	C1									
-5	C	C	C									

C = Commercial = 0° to +70°C
I = Industrial = -40° to +85°C

Table 8: Current Component Availability



Sales Offices, Distributors & Representatives

HEADQUARTERS

I-Cube, Inc.
 2328-C Walsh Avenue
 Santa Clara, CA 95051
 TEL: (408) 986-1077
 Fax: (408) 986-1629

U.S. SALES REPRESENTATIVES

ALABAMA

EnVision, Inc.
 1009 Henderson Road, #300A
 Huntsville, AL 35816
 TEL: (205) 721-1788
 FAX: (205) 721-1789

ARIZONA

ALTEK Components, Inc.
 4525 S. Lakeshore Dr., #1
 Tempe, AZ 85282
 TEL: (602) 345-9905
 FAX: (602) 345-9906

ARIZONA

ALTEK Component, Inc.
 5005 Calle Chacras
 Tucson, AZ 85718
 TEL: (520) 529-0443
 FAX: (520) 299-4707

CALIFORNIA (Northern)

Norcomp, Inc.
 1267 Oakmeal Pkwy.
 Sunnyvale, CA 94086
 TEL: (408) 733-7707
 FAX: (408) 774-1947

Norcomp, Inc.

8880 Wagon Way
 Granite Bay, CA 95746
 TEL: (916) 791-7776
 FAX: (916) 791-2223

CALIFORNIA (Southern)

Vision Technical Sales
 26010 Mureau Rd., #140
 Calabasas, CA 91302
 TEL: (818) 878-7955
 FAX: (818) 878-7965

CALIFORNIA (San Diego County)

Silicon Technical Sales
 140 Lomas Santa Fe Dr, 203
 Solana Beach, CA 92075
 TEL: (619) 793-3330
 FAX: (619) 793-4188

GEORGIA

EnVision, Inc.
 3240 Pointe Parkway, #500
 Norcross, GA 30092
 TEL: (404) 840-1055
 FAX: (404) 840-1048

ILLINOIS

Oasis Sales Corp.
 1101 Tonine Road
 Elke Grove, IL 60007
 TEL: (708) 640-1850
 FAX: (708) 640-9432

IOWA

Oasis Sales Corp.
 4905 Lakeside Drive, #102
 Cedar Rapids, IA 52402
 TEL: (319) 377-8738
 FAX: (319) 377-8803

LOUISIANA

Technology Representative, Inc.
 2437 Bay Area Blvd., #396
 Houston, TX 77256
 TEL: (713) 486-7533
 FAX: (713) 486-7533

MASSACHUSETTES

MILL-BERN Associates
 2 Mack Road
 Woburn, MA 01801
 TEL: (617) 932-3311
 FAX: (713) 932-0511

MINNESOTA

Oasis Sales Corp.
 7805 Telegraph Road, #210
 Bloomington, MN 55438
 TEL: (612) 941-1917
 FAX: (612) 941-5701

NEW MEXICO

Nelco Electronix
 3240 C Juan Tabo, N.E.
 Albuquerque, NM 87111
 TEL: (505) 293-1399
 FAX: (505) 293-1011

NORTH CAROLINA

EnVision, Inc.
 3200 Wake Forest Rd., #205
 Raleigh, NC 27609
 TEL: (919) 878-3080
 FAX: (919) 878-3090

OKLAHOMA

Technology Representative, Inc.
 17311 Dallas Pkwy., #140
 Dallas, TX 75248
 TEL: (214) 713-9027
 FAX: (214) 931-6139

SOUTH CAROLINA

EnVision, Inc.
 3200 Wake Forest Rd., #205
 Raleigh, NC 27609
 TEL: (919) 878-3080
 FAX: (919) 878-3090

TEXAS

Technology Representative, Inc.
 17311 Dallas Pkwy., #140
 Dallas, TX 75248
 TEL: (214) 713-9027
 FAX: (214) 931-6159

TEXAS

7801 N. Lamar, #D-96
 Austin, TX 78752
 TEL: (512) 452-2110
 FAX: (512) 452-9184
 2437 Bay Area Blvd., #396
 Houston, TX 77256
 TEL: (713) 486-7533
 FAX: (713) 486-7533

WISCONSIN

Oasis Sales Corp.
 1305 N. Barker Rd.
 Brookfield, WI 53005
 TEL: (414) 782-6660
 FAX: (414) 782-7921

CANADIAN SALES REPRESENTATIVES - J-SQUARED TECHNOLOGIES, INC.

4170 Still Creek Drive, #200
 Burnaby, British Columbia V5C 6C6
 TEL: (604) 473-4666
 FAX: (604) 473-4699

1405 Trans Canada Hwy, #200
 Dorval, Quebec H9R 2V9
 TEL: (514) 421-7800
 FAX: (514) 421-0630

3405 American Dr, Bldg. 307, #11
 Mississauga, Ontario L4V 1T6
 TEL: (905) 672-2030
 FAX: (905) 672-2047

300 March Rd., #501
 Kanata, Ontario K2K 2E2
 TEL: (613) 592-9540
 FAX: (613) 592-7051

U.S. DISTRIBUTOR - INSIGHT ELECTRONICS, INC.**HEAD OFFICE**

9980 Huennekens Street
 San Diego, CA 92121
 TEL: (619) 587-1100
 FAX: (619) 677-3151
 Toll free Number: (800) 677-6011

ALABAMA

4835 University Sq., #19
 Huntsville, AL 35816
 TEL: (205) 830-1222
 FAX: (205) 830-1225

ARIZONA

1515 W. University Dr., #103
 Tempe, AZ 85281
 TEL: (602) 829-1800
 FAX: (602) 967-2658

COLORADO

384 Inverness Dr. So., #105
 Englewood, CO 80112
 TEL: (303) 649-1800
 FAX: (303) 649-1818

CALIFORNIA

2 Venture Plaza, #340
 Irvine, CA 92718
 TEL: (714) 727-3291
 FAX: (714) 727-1804

9980 Huennekens Street
 San Diego, CA 92121
 TEL: (619) 677-3100
 FAX: (619) 677-3131

1295 Oakmead Parkway
 Sunnyvale, CA 94086
 TEL: (408) 720-9222
 FAX: (408) 720-8390

4333 Park Terrace Dr., #101
 Westlake Village, CA 91361
 TEL: (818) 707-2101
 FAX: (818) 707-0321

FLORIDA

6400 Congress Ave., #1600
 Boca Raton, FL 33487
 TEL: (407) 997-2540
 FAX: (407) 997-2542

600 North Lake Blvd., #250
 Altamonte Springs, FL 32701
 TEL: (407) 834-6310
 FAX: (407) 834-6461

17757 U.S. Hwy 19 North, #520
 Clearwater, FL 34624
 TEL: (813) 524-8850
 FAX: (813) 532-4252

GEORGIA

3005 Breckinridge Blvd., #210A
 Duluth, GA 30036
 TEL: (404) 717-8566
 FAX: (404) 717-8588

ILLINOIS

1365 Wiley Rd., #142
 Schaumburg, IL 60173
 TEL: (708) 885-9700
 FAX: (708) 885-9701

MARYLAND

6925 Oakland Mills Road, #D
 Columbia, MD 21045
 TEL: (410) 381-3131
 FAX: (410) 381-3141

MASSACHUSETTS

55 Cambridge St., #301
 Burlington, MA 01803
 TEL: (617) 270-9400
 FAX: (617) 270-3279

MINNESOTA

Parkdale IV Bldg.
 5353 Gamble Dr., #330
 St. Louis Park, MN 55416
 TEL: (612) 525-9999
 FAX: (612) 525-9998

OHIO

9700 Rockside Road, #105
 Valley View, OH 44125
 TEL: (216) 520-4333
 FAX: (216) 520-4322

145 West Johnstown Road
 Gahanna, OH 43230
 TEL: (614) 471-3801
 FAX: (614) 471-3804

OREGON

8705 SW. Nimbus Ave., #200
 Beaverton, OR 97008
 TEL: (503) 626-3103
 FAX: (503) 641-4530

PENNSYLVANIA

2 Eves Dr., #208
 Marlton, NJ 08053
 TEL: (609) 985-5556
 FAX: (609) 985-5895

TEXAS

11500 Metric Blvd., #215
 Austin, TX 78758
 TEL: (512) 719-3090
 FAX: (512) 719-3091

10777 Westheimer, #1100
 Houston, TX 77042
 TEL: (713) 260-9614
 FAX: (713) 260-9602

1778 Plano Rd., #320
 Richardson, TX 75081
 TEL: (214) 783-0800
 FAX: (214) 680-2402

UTAH

545 East 4500 South, #E-110
 Salt Lake City, UT 84107
 TEL: (801) 288-9001
 FAX: (801) 288-9195

WASHINGTON

12002 115th Avenue N.E.
 Kirkland, WA 98034
 TEL: (206) 820-8100
 FAX: (206) 821-2976

WISCONSIN

10855 W. Potter Rd., #14
 Wauwatosa, WI 53226
 TEL: (414) 258-5338
 FAX: (414) 258-5360

CANADIAN DISTRIBUTOR - INSIGHT COMPONENTS, INC.

130 - 10691 Shellbridge Way
 Richmond, B.C. V6X 2W8
 TEL: (604) 270-3232
 FAX: (604) 270-3356

1405 Trans Canada Hwy. #200
 Dorval, Quebec H9R 2V9
 TEL: (514) 421-7373
 FAX: (514) 421-0024

1 Eva Road, #107
 Etobicoke, Ontario M9C 4Z5
 TEL: (416) 622-7006
 FAX: (416) 622-5155

240 Catherine Street, #405
 Ottawa, Ontario K2P 2G8
 TEL: (613) 233-1799
 FAX: (613) 233-2843

INTERNATIONAL STOCKING REPRESENTATIVES**BELGIUM**

MEMEC, Benelux
 Sint-Lambertussstraat 135
 Rue Saint Lambert 135
 1200 Brussel / Bruxelles
 TEL: + (32) 2 7728008
 FAX: + (32) 2 7728170

CHINA (PRC)

Lestina International Ltd
 14/F Park Tower
 15 Austin Road
 Tsimshatsui
 Kowloon
 TEL: + (852) 2735-1736
 FAX: + (852) 2730-5260

DENMARK

E. V. Johanssen Electronik A/S
 Titangade 15
 DK-2200 Copenhagen
 TEL: + (45) 35 86 90 22
 FAX: + (45) 35 86 90 00

FINLAND

OY Bexab Finn-Crimp AB
 Sinimaaentie 10 C
 PL 51
 SF-02631
 Espoo
 TEL: +(358) 0 6135 2690
 FAX: +(358) 0 6135 2655

FRANCE

Compress, S.A.
 30 Rue du Morvan
 Silic 539
 94663 Rungis Cedex
 TEL: + (33) 1 46 87 80 20
 FAX: + (33) 1 46 86 67 63

GERMANY

Metronik, GmbH
 Leonhardsweg 2
 D-82008 Unterhaching
 Munchen
 TEL: + (49) 89 611080
 FAX: + (49) 89 61108161

HONG KONG

Lestina International Ltd
 14/F Park Tower
 15 Austin Road
 Tsimshatsui
 Kowloon
 TEL: + (852) 2735-1736
 FAX: + (852) 2730-5260

ISRAEL

Star-tronics Ltd.
 7 Derech Hashalom
 Tel-Aviv 67892
 TEL: + (972) 3 6960148
 FAX: + (972) 3 6960255

ITALY

Newtek Italia SpA
 Via Tonoli 1
 20145 Milano
 TEL: + (39) 2 33 10 53 08
 FAX: + (39) 2 33 10 36 94

JAPAN

Altima Corporation
 Hakusan High-Tech Park
 1-22-2 Hakusan
 Midori-Ku, Yokohama City 226
 TEL: + (81) 45 939 6113
 FAX: + (81) 45 939 6114

Paltek Corporation

Shin-Yokohama Square Building
 Shin-Yokohama 2-3-12, Kohoku-Ku
 Yokohama 222
 TEL: + (81)-45-477-2000
 FAX: + (81)-45-477-2010

KOREA

MJL Korea, LTD.
 19th FL,
 Korea Investment Trust Bldg.
 27-1 Youido-Dong, Yungdeungpo-Ku
 Seoul 150-010
 TEL: + (82) 2 767-2200
 FAX: + (82) 2 767-2221

NETHERLAND

MEMEC, Benelux
 Insulindelaan 134
 5613 BT Eindhoven
 TEL: + (31) 40 659399
 FAX: + (31) 40 659393

NORWAY

ScandComp Norway AS
 P. O. Box 274
 Vestvollveien 10 E
 2020 Skedsmokorset
 TEL: + (47) 63 89 89 69
 FAX: + (47) 63 89 89 79

SWEDEN

DipCom Electronics
 Box 1230
 S-164 28 KISTA
 TEL: + (46) 8 752 24 83/4
 FAX: + (46) 8 751 36 49

SWITZERLAND

MPI Distribution AG
 Tatemstrasse 20
 CH-5405 Dattwil
 TEL: +41 (56) 493 55 55
 FAX: +41 (56) 493 48 60

TAIWAN R.O.C.

JEDCOM Ltd.
 7F, No. 267, Sec. 3
 Cheng-Teh Road
 Taipei
 TEL: + (886) 2 585 6661
 FAX: + (886) 2 599 7658

UNITED KINGDOM

Thame Components
 Thame Park Road
 Thame, Oxfordshire OX9 3UQ
 United Kingdom
 TEL: + (44) 1844-261688
 FAX: + (44) 1844-261681

RapidConnect is a trademark of I-Cube, Inc. MQUAD® is a trademark of Olin Interconnect Technologies. All other trademarks or registered trademarks are the property of their respective holders. I-Cube, Inc., does not assume any liability arising out of the applications or use of the product described herein; nor does it convey any license under its patents, copyright rights or any rights of others.

The information contained in this document is believed to be current and accurate as of the publication date. I-Cube, Inc., reserves the right to make changes at any time in order to improve reliability, function, performance or design in order to supply the best product possible. I-Cube, Inc., assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made.

This product is protected under the U.S. patents: 5202593, 5282271, 5426738, 5428750, 5428800. Additional patents pending.

I-Cube, Inc., © 1992-1995. All rights reserved.

I-Cube, Inc.

2328-C Walsh Avenue
Santa Clara, CA 95051, USA

Phone: ++ (408) 986-1077
Fax: ++ (408) 986-1629
Email: marketing@icube.com
Internet: <http://www.icube.com>

IQ Family Data Sheet
December 1995
[Rev. 4.0]
Document #D-11-012