

## 14-STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDER AND OSCILLATOR

The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, R<sub>TC</sub> and C<sub>TC</sub>), ten buffered outputs (O<sub>3</sub> to O<sub>9</sub> and O<sub>11</sub> to O<sub>13</sub>) and an overriding asynchronous master reset input (MR). The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. The counter advances on the negative-going transition of RS. A HIGH level on MR resets the counter (O<sub>3</sub> to O<sub>9</sub> and O<sub>11</sub> to O<sub>13</sub> = LOW), independent of other input conditions.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4060BP : 16-lead DIL; plastic (SOT-38Z).

HEF4060BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4060BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

### FAMILY DATA

see Family Specifications

I<sub>DD</sub> LIMITS category MSI




Fig. 3 Logic diagram.

**A.C. CHARACTERISTICS**V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

	V <sub>DD</sub> V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
RS → O <sub>3</sub>	5		210	420	ns	183 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>	80	160	ns	69 ns + (0,23 ns/pF) C <sub>L</sub>
	15		50	100	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
	5		210	420	ns	183 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>	80	160	ns	69 ns + (0,23 ns/pF) C <sub>L</sub>
	15		50	100	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
O <sub>n</sub> → O <sub>n+1</sub>	5		25	50	ns	
HIGH to LOW	10	t <sub>PHL</sub>	10	20	ns	
	15		6	12	ns	
	5		25	50	ns	
LOW to HIGH	10	t <sub>PLH</sub>	10	20	ns	
	15		6	12	ns	
MR → O <sub>n</sub>	5		100	200	ns	73 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>	40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15		30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times	5		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>THL</sub>	30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
	5		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>TLH</sub>	30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
Minimum clock pulse width input RS	5		120	60	ns	
HIGH	10	t <sub>WRSH</sub>	50	25	ns	
	15		30	15	ns	
Minimum MR pulse width; HIGH	5		50	25	ns	
	10	t <sub>WMRH</sub>	30	15	ns	
	15		20	10	ns	
Recovery time for MR	5		160	80	ns	
	10	t <sub>RMR</sub>	80	40	ns	
	15		60	30	ns	
Maximum clock pulse frequency input RS	5		4	8	MHz	
	10	f <sub>max</sub>	10	20	MHz	
	15		15	30	MHz	

**A.C. CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD} / \text{V}$	typical formula for $P (\mu\text{W})^*$
Dynamic power dissipation per package ( $P$ )	5	$700 f_i + f_o C_L V_{DD}^2$
	10	$3300 f_i + f_o C_L V_{DD}^2$
	15	$8900 f_i + f_o C_L V_{DD}^2$
Total power dissipation when using the on-chip oscillator ( $P$ )	5	$700 f_{osc} + f_o C_L V_{DD}^2 + 2C_t V_{DD}^2 f_{osc} + 690 V_{DD}$
	10	$3300 f_{osc} + f_o C_L V_{DD}^2 + 2C_t V_{DD}^2 f_{osc} + 6900 V_{DD}$
	15	$8900 f_{osc} + f_o C_L V_{DD}^2 + 2C_t V_{DD}^2 f_{osc} + 22000 V_{DD}$

\* where:

 $f_i$  = input frequency (MHz) $f_o$  = output frequency (MHz) $C_L$  = load capacitance (pF) $V_{DD}$  = supply voltage (V) $C_t$  = timing capacitance (pF) $f_{osc}$  = oscillator frequency (MHz)

## RC oscillator




Fig. 4 External component connection for RC oscillator.

## Timing component limitations

The oscillator frequency is mainly determined by  $R_t C_t$ , provided  $R_t \ll R_2$  and  $R_2 C_2 \ll R_t C_t$ . The function of  $R_2$  is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance  $C_2$  should be kept as small as possible. In consideration of accuracy,  $C_t$  must be larger than the inherent stray capacitance.  $R_t$  must be larger than the LDMOS 'ON' resistance in series with it, which typically is  $500 \Omega$  at  $V_{DD} = 5$  V,  $300 \Omega$  at  $V_{DD} = 10$  V and  $200 \Omega$  at  $V_{DD} = 15$  V.

The recommended values for these components to maintain agreement with the typical oscillation formula are:

$$\begin{aligned} C_t &\geq 100 \text{ pF, up to any practical value,} \\ 10 \text{ k}\Omega &\leq R_t \leq 1 \text{ M}\Omega. \end{aligned}$$

## Typical crystal oscillator circuit

In Fig. 5,  $R_2$  is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary.




Fig. 5 External component connection for crystal oscillator.





Fig. 6 Test set-up for measuring forward transconductance  $g_{fs} = di_o/dv_i$  at  $v_o$  is constant (see also graph Fig. 7); MR = LOW.



Curves in Fig. 7:

- A: average
- B: average + 2 s,
- C: average - 2 s, in where:  
's' is the observed standard deviation.

Fig. 7 Typical forward transconductance  $g_{fs}$  as a function of the supply voltage at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .




Fig. 8 RC oscillator frequency as a function of  $R_t$  and  $C_t$  at  $V_{DD} = 5$  to 15 V;  $T_{\text{amb}} = 25^\circ\text{C}$ .  
 $C_t$  curve at  $R_t = 100 \text{ k}\Omega$ ;  $R_2 = 470 \text{ k}\Omega$ .  
 $R_t$  curve at  $C_t = 1 \text{ nF}$ ;  $R_2 = 5 R_t$ .




Fig. 9 Oscillator frequency deviation ( $\Delta f_{\text{osc}}$ ) as a function of ambient temperature; referenced at:  $f_{\text{osc}}$  at  $T_{\text{amb}} = 25^\circ\text{C}$  and  $V_{DD} = 10$  V.

—  $R_t = 100 \text{ k}\Omega$ ;  $C_t = 1 \text{ nF}$ ;  $R_2 = 0$ .  
 - - -  $R_t = 100 \text{ k}\Omega$ ;  $C_t = 1 \text{ nF}$ ;  $R_2 = 300 \text{ k}\Omega$ .