# **CLC425 Ultra Low Noise Wideband Op Amp**

# **General Description**

The CLC425 combines a wide bandwidth (1.9GHz GBW) with very low input noise (1.05nV/ $\sqrt{\text{Hz}}$ , 1.6pA/ $\sqrt{\text{Hz}}$ ) and low dc errors (100 $\mu$ V V<sub>OS</sub>, 2 $\mu$ V/° C driff) to provide a very precise, wide dynamic-range op amp offering closed-loop gains of  $\geq$ 10.

Singularly suited for very wideband high-gain operation, the CLC425 employs a traditional voltage-feedback topology providing all the benefits of balanced inputs, such as low offsets and drifts, as well as a 96dB open-loop gain, a 100dB CMRR and a 95dB PSRR.

The CLC425 also offers great flexibility with its externally adjustable supply current, allowing designers to easily choose the optimum set of power, bandwidth, noise and distortion performance. Operating from ±5V power supplies, the CLC425 defaults to a 15mA quiescent current, or by adding one external resistor, the supply current can be adjusted to less than 5mA.

The CLC425's combination of ultra-low noise, wide gain-bandwidth, high slew rate and low dc errors will enable applications in areas such as medical diagnostic ultrasound, magnetic tape & disk storage, communications and opto-electronics to achieve maximum high-frequency signal-to-noise ratios.

The CLC425 is available in the following versions:

CLC425AJP	-40°C to +85°C	8-pin PDIP
01.04054.15	4000 to 0000	•
CLC425AJE	-40°C to +85°C	8-pin SOIC
CLC425A8B	-55°C to +125°C	8-pin CERDIP,
		MIL-STD-883, Level B
01.040541.0	1000 . 0500	

CLC425ALC -40°C to +85°C dice

CLC425AMC -55°C to +125°C dice, MIL-STD-883, Level B

CLC425AJM5 -40°C to +85°C 5-pin SOT


DESC SMD number: 5962-93259.


## **Features**

- 1.9GHz gain-bandwidth product
- 1.05nV/√Hz input voltage noise
- 0.8pA/√Hz @ lcc < 5mA</p>
- 100µV input offset voltage, 2µV/°C drift
- 350V/us slew rate
- 15mA to 5mA adjustable supply current
- Gain range ±10 to ±1,000V/V
- Evaluation boards & simulation macromodel
- 0.9dB NF @  $R_s = 700\Omega$

# **Applications**

- Instrumentation sense amplifiers
- Ultrasound pre-amps
- Magnetic tape & disk pre-amps
- Photo-diode transimpedance amplifiers
- Wide band active filters
- Low noise figure RF amplifiers
- Professional audio systems
- Low-noise loop filters for PLLs





CLC425 Electrical Characteristics ( $V_{cc} = \pm 5V$ ; $A_V = +20$ ; $R_f = 499\Omega$ ; $R_g = 26.1\Omega$ ; $R_L = 100\Omega$ ; unless noted)							
PARAMETERS	CONDITIONS	TYP	MIN/MAX RATINGS			UNITS	SYMBOL
Ambient Temperature	CLC425 AJ	+25℃	-40℃	+25℃	+85℃		
FREQUENCY DOMAIN RESPON	NSE						
gain bandwidth product -3dB bandwidth	$V_{out}$ < $0.4V_{pp}$ $V_{out}$ < $0.4V_{pp}$ $V_{out}$ < $5.0V_{pp}$	1.9 95 40	1.5 75 30	1.5 75 30	1.0 50 20	GHz MHz MHz	GBW SSBW LSBW
gain flatness peaking rolloff	$V_{out}$ < $0.4V_{pp}$ DC to 30MHz DC to 30MHz	0.3 0.1	0.7 0.7	0.5 0.5	0.7 0.7	dB dB	GFP GFR
linear phase deviation	DC to 30MHz	0.7	1.5	1.5	2.5	0	LPD
TIME DOMAIN RESPONSE							
rise and fall time settling time to 0.2% overshoot slew rate	0.4V step 2V step 0.4V step 2V step	3.7 22 5 350	4.7 30 12 250	4.7 30 10 250	7.0 40 12 200	ns ns % V/μs	TRS TSS OS SR
DISTORTION AND NOISE RESP 2 <sup>nd</sup> harmonic distortion 3 <sup>rd</sup> harmonic distortion 3 <sup>rd</sup> order intermodulation intercel equivalent noise input	1V <sub>pp</sub> , 10MHz 1V <sub>pp</sub> , 10MHz	- 53 - 75 35	48 65	48 65	46 60	dBc dBc dBm	HD2 HD3 IMD
voltage current noise figure	1MHz to 100MHz 1MHz to 100MHz $R_{\rm S} = 700\Omega$	1.05 1.6 0.9	1.25 4.0	1.25 2.5	1.8 2.5	nV/√Hz pA/√Hz dB	VN ICN NF
static DC PERFORMANCE open-loop gain *input offset voltage average drift *input bias current average drift input offset current average drift power supply rejection ratio common mode rejection ratio *supply current	DC DC DC R <sub>L</sub> = ∞	96 ± 100 ± 2 12 - 100 ± 0.2 ± 3 95 100 15	77 ± 1000 8 40 - 250 3.4 ± 50 82 88 18	86 ± 800 ———————————————————————————————————	86 ± 1000 4 20 - 120 2.0 ± 25 86 90 16	dB µV µV/°C µA nA/°C µA nA/°C dB dB mA	AOL VIO DVIO IB DIB IIO DIIO PSRR CMRR ICC
MISCELLANEOUS PERFORMA							
input resistance input capacitance	common-mode differential-mode common-mode differential-mode	2 6 1.5 1.9	0.6 1 2 3	1.6 3 2 3	1.6 3 2 3	ΜΩ    kΩ    pF    pF	RINC RIND CINC CIND
output resistance output voltage range	closed loop $R_L = \infty$ $R_L = 100\Omega$	5 ± 3.8 ± 3.4	50 ± 3.5 ± 2.8	10 ± 3.7 ± 3.2	10 ± 3.7 ± 3.2	mΩ V V	ROUT VO VOL
input voltage range output current	common mode source sink	± 3.8 80 80	± 3.4 70 45	± 3.5 70 55	± 3.5 70 55	V mA mA	CMIR IOP ION

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

# **Absolute Maximum Ratings**

 $f_{\rm cc}$   $\pm 7 {
m V}$   $f_{\rm out}$  short circuit protected to ground, however maximum reliability

is obtained if  $I_{out}$  does not exceed... 125mA common-mode input voltage  $\pm V_{\infty}$  maximum junction temperature  $\pm 150^{\circ}\text{C}$ 

operating temperature range:

AJ -40 °C to +85 °C
storage temperature range -65 °C to +150 °C
lead temperature (soldering 10 sec) +300 °C
ESD (human body model) 1000V

# Reliability Information

Transistor count 31

# Miscellaneous Ratings

Recommended gain range ±10 to ±1,000V/V


Notes:

\* AJ :100% tested at +25°C.


#### Package Thermal Resistance $\theta_{JC}$ Package $\theta_{\mathsf{JA}}$ AJP 70°C/W 125°C/W AJE 65°C/W 145°C/W A8B 45°C/W 135°C/W AJM5 115°C/W 185°C/W

2

# $\textbf{CLC425 Typical Performance} \ \ (\textbf{T}_{A} = 25 ^{\circ} \text{C}, \ \textbf{V}_{cc} = \pm 5 \text{V}, \textbf{R}_{g} = 26.1 \Omega \,, \ \textbf{R}_{f} = 499 \Omega \,, \ \textbf{R}_{L} = 100 \Omega \,, \ unless \ noted)$



# $\textbf{CLC425 Typical Performance} \ \ (\textbf{T}_{A} = \textbf{25}^{\circ}\textbf{C}, \ \textbf{V}_{cc} = \pm 5 \textbf{V}, \textbf{R}_{g} = \textbf{26}.1\Omega \ , \ \textbf{R}_{f} = \textbf{499}\Omega \ , \ \textbf{R}_{L} = \textbf{100}\Omega \ , \ unless \ noted)$



4




Figure 1: Non-inverting Amplifier Configuration

#### Introduction

The CLC425 is a very wide gain-bandwidth, ultra-low noise voltage feedback operational amplifier which enables application areas such as medical diagnostic ultrasound, magnetic tape & disk storage and fiber-optics to achieve maximum high-frequency signal-to-noise ratios. The set of characteristic plots located in the "Typical Performance" section illustrates many of the performance trade-offs. The following discussion will enable the proper selection of external components in order to achieve optimum device performance.

#### **Bias Current Cancellation**

In order to cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain-setting ( $R_{\rm g}$ ) and feedback ( $R_{\rm f}$ ) resistors should equal the equivalent source resistance ( $R_{\rm seq}$ ) as defined in Figure 1. Combining this constraint with the non-inverting gain equation also seen in Figure 1, allows both  $R_{\rm f}$  and  $R_{\rm g}$  to be determined explicitly from the following equations:  $R_{\rm f}\!=\!A_{\rm v}R_{\rm seq}$  and  $R_{\rm g}\!=\!R_{\rm f}/(A_{\rm v}\!-\!1)$ . When driven from a  $0\Omega$  source, such as that from the output of an op amp, the non-inverting input of the CLC425 should be isolated with at least a  $25\Omega$  series resistor.

As seen in Figure 2, bias current cancellation is accomplished for the inverting configuration by placing a resistor ( $R_{\rm b}$ ) on the non-inverting input equal in value to the resistance seen by the inverting input ( $R_{\rm f}||(R_{\rm g}+R_{\rm s}))$ ).  $R_{\rm b}$  is recommended to be no less than  $25\Omega$  for best CLC425 performance. The additional noise contribution of  $R_{\rm b}$  can be minimized through the use of a shunt capacitor.





Figure 2: Inverting Amplifier Configuration

## Total Input Noise vs. Source Resistance

In order to determine maximum signal-to-noise ratios from the CLC425, an understanding of the interaction between the amplifier's intrinsic noise sources and the noise arising from its external resistors is necessary.

Figure 3 describes the noise model for the non-inverting amplifier configuration showing all noise sources. In addition to the intrinsic input voltage noise ( $e_n$ ) and current noise ( $i_n=i_{n+}=i_{n-}$ ) sources, there also exists thermal voltage noise ( $e_t=\sqrt{4kTR}$ ) associated with each of the external resistors. Equation 1 provides the general form for total equivalent input voltage noise density ( $e_n$ ). Equation 2 is a simplification of Equation 1 that assumes



 $4kT = 16.4e - 21 \ Joules @ 25^{\circ}C$ 

Figure 3: Non-inverting Amplifer Noise Model

$$e_{ni} = \sqrt{e_n^2 + \left(i_{n+} R_{s_{eq}}\right)^2 + 4kT R_{s_{eq}} + \left(i_{n-} \left(R_f || R_g\right)\right)^2 + 4kT \left(R_f || R_g\right)}$$

**Equation 1: General Noise Equation** 

 $R_f||R_g = R_{seq}$  for bias current cancellation. Figure 4 illustrates the equivalent noise model using this assumption. Figure 5 is a plot of  $e_{ni}$  against equivalent source resistance  $(R_{seq})$  with all of the contributing voltage noise sources of Equation 2 shown. This plot gives the expected  $e_{ni}$  for a given  $R_{seq}$  which assumes  $R_f||R_g = R_{seq}$  for bias current cancellation. The total equivalent output voltage noise  $(e_{no})$  is  $e_{ni}*A_v$ .




Figure 4: Noise Model with  $R_f || R_g = R_{seq}$ 

$$e_{ni} = \sqrt{e_n^2 + 2(i_n R_{s_{eq}})^2 + 4kT(2R_{s_{eq}})}$$

Equation 2: Noise Equation with  $R_f || R_g = R_{seq}$ 

As seen in Figure 5,  $e_{ni}$  is dominated by the intrinsic voltage noise  $(e_n)$  of the amplifier for equivalent source resistances below  $33.5\Omega$ . Between  $33.5\Omega$  and  $6.43k\Omega$ ,  $e_{ni}$  is dominated by the thermal noise  $(e_t = \sqrt{4kTR}_{seq})$  of the external resistors. Above  $6.43k\Omega$ ,  $e_{ni}$  is dominated by the amplifier's current noise  $(\sqrt{2}i_nR_{seq})$ . The point at which the CLC425's voltage noise and current noise contribute equally occurs for  $R_{seq} = 464\Omega$  (i.e.  $e_n/\sqrt{2}i_n$ ). As an example, configured with a gain of +20V/V giving a -3dB of 90MHz and driven from an  $R_{seq} = 25\Omega$ , the CLC425 produces a total equivalent input noise voltage  $(e_n * \sqrt{1.57*90MHz})$  of  $16.5\mu V_{rms}$ .




Figure 5: Voltage Noise Density vs. Source Resistance

If bias current cancellation is not a requirement, then  $R_f||R_g$  does not need to equal  $R_{seq}$ . In this case, according to Equation 1,  $R_f||R_g$  should be as low as possible in order to minimize noise. Results similar to Equation 1 are obtained for the inverting configuration of Figure 2 if  $R_{seq}$  is replaced by  $R_b$  and  $R_g$  is replaced by  $R_g + R_s$ . With these substitutions, Equation 1 will yield an  $e_{ni}$  referred to the non-inverting input. Referring  $e_{ni}$  to the inverting input is easily accomplished by multiplying  $e_{ni}$  by the ratio of non-inverting to inverting gains.

#### **Noise Figure**

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

$$NF = 10LOG\left(\frac{S_i / N_i}{S_o / N_o}\right) = 10LOG\left(\frac{e_{ni}^2}{e_t^2}\right)$$

The Noise Figure formula is shown in Equation 3. The addition of a terminating resistor  $R_{\text{T}}$ , reduces the external thermal noise but increases the resulting NF. The NF is increased because  $R_{\text{T}}$  reduces the input signal amplitude thus reducing the input SNR.

$$NF = 10LOG \left( \frac{{e_n}^2 + {i_n}^2 \bigg( R_{seq} + \Big( R_f \sqcap R_g \Big)^2 \bigg) + 4kTR_{seq} + 4kT \left( R_f \sqcap R_g \right)}{4kTR_{seq}} \right)$$

 $R_{seq} = R_s$  for Unterminated Systems  $R_{seq} = R_s$  II  $R_T$  for Terminated Systems

**Equation 3: Noise Figure Equation** 

The noise figure is related to the equivalent source resistance ( $R_{\text{seq}}$ ) and the parallel combination of  $R_{\text{f}}$  and  $R_{\text{g}}$ . To minimize noise figure, the following steps are recommended:

- Minimize R<sub>f</sub>||R<sub>a</sub>
- Choose the optimum R<sub>s</sub> (R<sub>OPT</sub>)

 $R_{\text{OPT}}$  is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \cong (e_n/i_n)$$

Figure 6 is a plot of NF vs  $R_s$  with  $R_f||R_g=9.09$  ( $A_v=+10$ ). The NF curves for both Unterminated and Terminated systems are shown. The Terminated curve assumes  $R_s=R_T$ . The table indicates the NF for various source resistances including  $R_s=R_{OPT}$ .




Figure 6: Noise Figure vs Source Resistance

## **Supply Current Adjustment**

The CLC425's supply current can be externally adjusted downward from its nominal value by adding an optional resistor (Rp) between pin 8 and the negative supply as shown in Figure 7. Several of the plots found within the plot pages demonstrate the CLC425's behavior at different supply currents. The plot labeled "Ic vs. Rp" provides the means for selecting Rp and shows the result of standard IC process variation which is bounded by the 25°C curve.




Figure 7: External Supply Current Adjustment

#### Non-Inverting Gains Less Than 10V/V

Using the CLC425 at lower non-inverting gains requires external compensation such as the shunt compensation as shown in Figure 8. The quiescent supply current must also be reduced to 5mA with  $\rm R_p$  for stability. The compensation capacitors are chosen to reduce frequency response peaking to less than 1dB. The plot in the "Typical Performance" section labeled "Differential Gain and Phase" shows the video performance of the CLC425 with this compensation circuitry.




Figure 8: External Shunt Compensation

## Inverting Gains Less Than 10V/V

The lag compensation of Figure 9 will achieve stability for lower gains. Placing the network between the two input terminals does not affect the closed-loop nor noise gain, but is best used for the invering configuration because of its affect on the non-inverting input impedance.




Figure 9: External Lag Compensation

#### **Single-Supply Operation**

The CLC425 can be operated with single power supply as shown iin Figure 10. Both the input and output are capacitively coupled to set the dc operating point.




Figure 10: Single Supply Operation

## Low Noise Transimpedance Amplifier

The circuit of Figure 11 implements a low-noise transimpedance amplifier commonly used with photo-diodes. The transimpedance gain is set by  $R_{\rm f}.$  The simulated frequency response is shown in Figure 12 and shows the influence  $C_{\rm f}$  has over gain flatness. Equation 4 provides the total input current noise density  $(i_{\rm ni})$  equation for the basic transimpedance configuration and is plotted against feedback resistance  $(R_{\rm f})$  showing all contributing noise sources in Figure 13. This plot indicates the expected total equivalent input current noise density  $(i_{\rm ni})$  for a given feedback resistance  $(R_{\rm f}).$  The total equivalent output voltage noise density  $(e_{\rm no})$  is  $i_{\rm ni}*R_{\rm f}.$ 




Figure 11: Transimpedance Amplifier Configuration




Figure 12: Transimpedance Amplifier Frequency Response




Figure 13: Current Noise Density vs. Feedback Resistance

$$i_{ni} = \sqrt{i_n^2 + \left(\frac{e_n}{R_f}\right)^2 + \frac{4kT}{R_f}}$$

**Equation 4: Total Equivalent Input Refered Current** 

#### **Very Low Noise Figure Amplifier**

The circuit of Figure 14 implements a very low Noise Figure amplifier using a step-up transformer combined with a CLC425 and a CLC404. The circuit is configured with a gain of 35.6dB. The circuit achieves measured Noise Figures of less than 2.5dB in the 10-40MHz region. 3<sup>rd</sup> order intercepts exceed +30dBm for frequencies less than 40MHz and gain flatness of 0.5dB is measured in the 1-50MHz pass bands. Application Note OA-14 provides greater detail on these low Noise Figure techniques.




Figure 14: Very Low Noise Figure Amplifier

#### **Low Noise Integrator**

The CLC425 implements a deBoo integrator shown in Figure 15. Integration linearity is maintained through positive feedback. The CLC425's low input offset voltage and matched inputs allowing bias current cancellation provide for very precise integration. Stability is maintained through the constraint on the circuit elements.




Figure 15: Low Noise Integrator

#### **High-Gain Sallen-Key Active Filters**

The CLC425 is well suited for high-gain Sallen-Key type of active filters. Figure 16 shows the 2<sup>nd</sup> order Sallen-Key low pass filter topology. Using component predistortion methods as discussed in OA-21 enables the proper selection of components for these high-frequency filters.





Figure 16: Sallen-Key Active Filter Topology

#### Low Noise Magnetic Media Equalizer

The CLC425 implements a high-performance low-noise equalizer for such applications as magnetic tape channels as shown in Figure 17. The circuit combines an integrator with a bandpass filter to produce the low-noise equalization. The circuit's simulated frequency response is illustrated in Figure 18.



$$\frac{V_o}{V_{in}} = K_o \left( \frac{sC_1R_1 + 1}{sC_1(R_1 + R) + 1} - \left( \frac{R_f}{R_f + R_g} \right) \frac{sLR_g}{s^2LCR_2R_g + sL(R_2 + R_g) + R_2R_g} \right)$$

Figure 17: Low Noise Magnetic Media Equalizer




Figure 18: Equalizer Frequency Response

## Low-Noise Phase-Locked Loop Filter

The CLC425 is extremely useful as a Phase-Locked Loop filter in such applications as frequency synthesizers and data synchronizers. The circuit of Figure 19 implements one possible PLL filter with the CLC425.




Figure 19: Phased-Locked Loop Filter

## **Decreasing the Input Noise Voltage**

The input noise voltage of the CLC425 can be reduced from its already low 1.05nV/ $\sqrt{\text{Hz}}$  by slightly increasing the supply current. Using a  $50\text{k}\Omega$  resistor to ground on pin 8, as shown in the circuit of Figure 14, will increase the quiescent current to  $\approx 17\text{mA}$  and reduce the input noise voltage to  $< 0.95\text{nV}/\sqrt{\text{Hz}}$ .

## **Printed Circuit Board Layout**

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillation, see OA-15 for more information. National suggests the CLC730013-DIP, CLC730027-SOIC, or CLC730068-SOT evaluation board as a guide for high-frequency layout and as an aid in device testing and characterization.