

## μPD78224 Family (μPD78220/224/P224) 8-Bit, K-Series Microcontrollers With Analog Comparators, Real-Time Output Ports

August 1993

## Description

The µPD78220, µPD78224, and µPD78P224 are members of the K-Series® of microcontrollers. These 8-bit, single-chip microcontrollers contain extended addressing capabilities for up to 1M byte of external memory. The devices also integrate sophisticated analog and digital peripherals as well as two low-power standby modes that make them ideal for low-power/battery backup applications.

The µPD78224 family focuses on embedded control with features such as hardware multiply and divide, two levels of interrupt response, four banks of main registers for multitasking, and macro service for processor-independent peripheral and memory DMA. Augmenting this high-performance core are advanced components; for example, eight analog voltage comparators, two independent serial interfaces, several counter/timers for PWM outputs, and a real-time output port. On board memory includes 640 bytes of RAM and 16K bytes of mask ROM or OTP ROM.

The macro service routine allows data to be transferred between any combination of memory and peripherals independent of the current program execution. The four banks of processor registers allow simplified context switching to be performed. Both features, combined with powerful on-chip peripherals, make the  $\mu$ PD78224 family ideal for a wide variety of embedded control applications.

### **Features**

- Complete single-chip microcontroller
  - -8-bit ALU
  - 16K ROM
  - 640 bytes RAM
  - Both 1-bit and 8-bit logic
- Instruction prefetch queue
- Hardware multiply and divide
- Memory expansion
  - 8085 bus-compatible
  - 64K program address space
  - 1M data address space
- Large I/O capacity: up to 71 I/O port lines
- Extensive timer/counter functions
  - One 16-bit timer/counter/event counter
  - Two 8-bit timer/counter/event counters

K-Series is a registered trademark of NEC Electronics,Inc.

- Four timer-controlled PWM channels
- Two 4-bit real-time output ports
- Extensive interrupt handler
  - Vectored interrupt handling
  - Programmable priority
  - Macro service mode
- □ Two independent serial ports
- □ Refresh output for pseudostatic RAM
- □ On-chip clock generator
  - 12-MHz maximum CPU clock frequency
  - 0,33-us instruction cycle
- CMOS silicon gate technology
- □ 5-volt power supply

### Ordering Information

Part Number	ROM	Package (Dwg)		
μPD78220L	ROMless	84-pin PLCC		
μPD78224L-xxx	16K mask ROM	(P84L-50A3-1)		
μPD78P224L	16K OTP ROM	•		
μPD78220GJ-5BG	ROMless	94-pin plastic QFP		
μPD78224GJ-xxx-5BG	16K mask ROM	(S94GJ-80-5BG-1)		
μPD78P224GJ-5BG	16K OTP ROM	-		

### Pin Identification

Symbol	Function
P0 <sub>0</sub> - P0 <sub>7</sub>	Output port 0
P1 <sub>0</sub> - P1 <sub>7</sub>	I/O port 1
P2 <sub>0</sub> /NMI	Input port 2/Nonmaskable interrupt input
P2 <sub>1</sub> - P2 <sub>2</sub> /INTP0 - INTP1	Input port 2/Ext interrupt input/timer trigger
P2 <sub>3</sub> /INTP2/CI	Input port 2/Ext interrupt input/Clock input
P2 <sub>4</sub> /INTP3	Input port 2/Ext interrupt input/timer trigger
P2 <sub>5</sub> /INTP4	Input port 2/Ext interrupt input
P2 <sub>6</sub> /INTP5	Input port 2/Ext interrupt input
P27/INTP6/SI	Input port 2/Ext interrupt input/Serial input
P3 <sub>0</sub> /R×D	I/O port 3/Serial receive input
P3 <sub>1</sub> / TxD	I/O port 3/Serial transmit output
P3 <sub>2</sub> /SCK	I/O port 3/Serial clock input/output
P3 <sub>3</sub> /SO/SB0	I/O port 3/Serial output/Serial bus I/O
P3 <sub>4</sub> - P3 <sub>7</sub> /TO0 - TO3	I/O port 3/Timer output
P4 <sub>0</sub> - P4 <sub>7</sub> /AD <sub>0</sub> - AD <sub>7</sub>	I/O port 4/Lower address byte/data bus
P5 <sub>0</sub> - P5 <sub>7</sub> /A <sub>8</sub> - A <sub>15</sub>	I/O port 5/Upper address byte




## Pin Identification

Symbol	Function				
P6 <sub>0</sub> - P6 <sub>3</sub> /A <sub>16</sub> - A <sub>19</sub>	Output port 6/Extended address nibble				
P6 <sub>4</sub> /RD	I/O port 6/Read strobe output				
P6 <sub>5</sub> /WR	I/O port 6/Write strobe output				
P6 <sub>6</sub> /WAIT	I/O port 6/Wait input				
P6 <sub>7</sub> /REFREQ	I/O port 6/Rerresh output				
P7 <sub>0</sub> - P7 <sub>6</sub>	I/O port 7				
PT0 - PT7	Port T analog inputs to voltage comparators				

Symbol	Function
ASTB	Address strobe output
RESET	External reset input
EA	External memory access control input
X1, X2	External crystal or external clock input
v <sub>DD</sub>	Positive power supply input
V <sub>SS</sub>	Power return; normallly ground
NC	No connection
IC	Internal connection; connect to V <sub>SS</sub>

## Pin Configurations


### 84-Pin PLCC





## Pin Configurations (cont)

## 94-Pin Plastic QFP



## μPD78224 Family



### Pin Functions

P0<sub>0</sub> - P0<sub>7</sub>. Port 0 is an 8-bit, tristate output port. Port 0 can also be configured as two 4-bit, real-time (timer-controlled) output ports.

P1<sub>0</sub> - P1<sub>7</sub>. Port 1 is an 8-bit bidirectional tristate port. Bits are individually programmable as input/output. Each pin is capable of driving an LED directly (8 mA).

P20 - P27. Port 2 is an 8-bit input port.

NMI. Nonmaskable interrupt input.

**INTP0 - INTP6.** External interrupt inputs. INTP0, INTP1, and INTP3 are timer capture trigger inputs.

CI. External clock input to the timer.

SI. Serial data input for three-line serial I/O mode.

P3<sub>0</sub> - P3<sub>7</sub>. Port 3 is an 8-bit tristate I/O port, each bit programmable as input/output.

RxD. Receive serial data input.

TxD. Transmit serial data output.

SCK. Serial shift clock output/input.

SO. Serial data output for three-line serial I/O mode.

SB0. I/O bus for the clocked serial interface.

TO0 - TO3. Timer flip-flop outputs

P40 - P47. Port 4 is an 8-bit, bidirectional tristate port.

AD<sub>0</sub> - AD<sub>7</sub>. Multiplexed address/data bus used with external memory or expanded I/O.

P50 - P57. Port 5 is an 8-bit, tristate output port.

 $A_8$  -  $A_{15}$ . Upper-order address bus used with external memory or expanded I/O.

P6<sub>0</sub> - P6<sub>3</sub>. Pins P6<sub>0</sub> - P6<sub>3</sub> of port 6 are outputs.

 $\mathbf{A}_{\mathbf{16}}$  -  $\mathbf{A}_{\mathbf{19}}$ . Extended-order address bus used with external memory.

**P64 - P67.** Pins P64 - P67 of port 6 are individually programmable tristate input/output pins.

RD. Read strobe output used by external memory (or data registers) to place data on the I/O bus during a read operation.

**WR.** Write strobe output used by external memory (or data registers) to latch data from the I/O bus during a write operation.

WAIT. Wait signal input.

**REFRQ.** Refresh pulse output used by external pseudostatic memory.

P7<sub>0</sub> - P7<sub>6</sub>. Port 7 has seven individually programmable tristate I/O pins.

**PT0 - PT7.** Port T is an eight-line input port. The analog voltage on each line is compared continuously with a programmable threshold voltage.

**ASTB.** Address strobe output used by external circuitry to latch the low-order 8 address bits during the first part of a read or write cycle.


**RESET.** A low level on this external reset input sets all registers to their specified reset values. This pin, together with P2<sub>0</sub>/NMI, sets the  $\mu$ PD78P224 in the PROM programming mode.

EA. Control signal input that selects external memory or internal ROM as the program memory. When EA is low, ROMless mode is initiated and external memory is accessed.

X1, X2. For frequency control of the internal clock oscillator, a crystal is connected to X1 and X2. If the clock is supplied by an external source, the clock signal is connected to X1 and the inverted clock signal is connected to X2.



## **Block Diagram**





### **FUNCTIONAL DESCRIPTION**


## Timing

The maximum clock frequency is 12 MHz. The clock is derived from an external crystal or an external oscillator. The internal processor clock is two-phase and the machine states are executed at a rate of 6 MHz. The shortest instructions require two states (333 ns). The CPU contains a one-byte instruction prefetch. This allows a subsequent instruction to be fetched during the execution of an instruction that does not reference memory.

## **Memory Map**

The µPD78224 family has 1M bytes of address space. This address space is partitioned into 64K bytes of program memory starting at address 00000H. (See figure 1). The remainder of the 1M bytes can be accessed as data memory space.

Figure 1. Memory Map





External memory is supported by I/O port 4, an 8-bit multiplexed address/data bus. The memory mapping register controls the size of external memory as well as the number of added wait states. The upper address byte is derived from port 5, and the extended address nibble is derived from port 6.

The µPD78224 has on-chip mask ROM occupying the space from 00000H to 03FFFH. When the ROM is used and no other program or data space is required, ports 4, 5, and 6 are available as additional I/O ports.

## General-Purpose Registers

The general-purpose registers are mapped into specific addresses in data memory. They are made up of four banks, each bank consisting of eight 8-bit or four 16-bit registers. The register bank used is specified by a CPU instruction. This can be checked by reading RBS0 and RBS1 in the program status word (PSW). The general-purpose register configuration is shown in figure 2.

## **Special Registers**

There are three different special registers. The first is a 16-bit binary counter that holds the next program address to be executed and is named the program counter. The stack pointer is the second special 16-bit register. The stack pointer holds the address of the stack area (a last in, first out system). The third special register is an 8-bit program status word. This register contains various flags that are set or preset depending on the results of instruction execution. The program status word format is as follows:

7							0
ΙE	Z	RBS1	AC	RBS0	0	ISP	CY
CY ISP RBS0, AC Z IE	RBS1	Interi Regis Auxil Zero	ster b iary c flag	riority s ank sele arry flac equest e	ction }	flags	

## **Special Function Registers**

These registers are assigned to special functions such as the mode and control registers for on-chip peripheral hardware. They are mapped into the 256-byte memory space from 0FF00H to 0FFFFH. Table 1 is a list of special function registers.

Figure 2. Register Mapping






Table 1. Special Function Registers

OFFOOH         Pot 1         Pot 1         PI         R/W         x         x         — Undefined           OFFOIH         Pot 1         P1         P/W         x         x         — Undefined           OFFO3H         Port 2         P2         R         x         x         — Undefined           OFF03H         Port 3         P3         R/W         x         x         — Undefined           OFF04H         Port 4         P4         R/W         x         x         — Undefined           OFF05H         Port 5         P5         R/W         x         x         — Undefined           OFF06H         Port 6         P6         R/W         x         x         — Wilderined           OFF07H         Port 7         P7         R/W         x         x         — Undefined           OFF08H         Port 0 buffer register (low)         P0L         R/W         x         x         — Undefined           OFF09H         Port 0 buffer register (low)         P0L         R/W         x         x         — Undefined           OFF09H         Port 0 buffer register (low)         P0L         R/W         x         x         — Undefined           OFF09H <th></th> <th></th> <th></th> <th></th> <th colspan="3">Access Units (Bits)</th> <th></th>					Access Units (Bits)			
PF01H	Address	Register (SFR)	Symbol	R/W	1	8	16	State After Reset
PF02H	0FF00H	Port 0	P0	R/W	х	х	_	Undefined
PF03H	0FF01H	Port 1	P1	R/W	x	x		Undefined
0FF04H         Port 4         P4         RW         x         x         Undefined           0FF05H         Port 5         P5         R/W         x         x         — Undefined           0FF06H         Port 6         P6         R/W         x         x         — X0H           0FF07H         Port 7         P7         R/W         x         x         — Undefined           0FF08H         Port 0 buffer register (low)         P0L         R/W         x         x         — Undefined           0FF08H         Port 0 buffer register (low)         P0L         R/W         x         x         — Undefined           0FF08H         Port 0 buffer register (low)         P0H         R/W         x         x         — Undefined           0FF09H         Port 0 buffer register (low)         P0H         R/W         x         x         — Undefined           0FF09H         Port 0 buffer register (low)         P0H         R/W         x         x         — Undefined           0FF09H         Port 0 buffer register (low)         P0H         R/W         x         x         Undefined           0FF14H         8-bit compare register (low)         (low-bit timer/counter 1)         CR10         R/W	0FF02H	Port 2	P2	R	х	х	_	Undefined
DFF06H	0FF03H	Port 3	P3	R/W	х	х		Undefined
OFF06H         Port 6         P6         R/W         X         X         — Note Indefined           OFF07H         Port 7         P7         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register ((inigh)         P0L         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register ((inigh)         P0H         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register ((inigh)         P0H         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register ((inigh)         P0H         R/W         X         X         — Undefined           OFF10H-         16-bit compare register (8-bit timer/counter)         CR00         R/W         X         X         Undefined           OFF19H-         8-bit compare register (8-bit timer/counter)         CR01         R/W         —         X         Undefined           OFF19H         8-bit compare register (8-bit timer/counter 2)         CR20         R/W         —         X         Undefined           OFF19H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         X         Undefined           OFF19	0FF04H	Port 4	P4	R/W	x	х	_	Undefined
OFF07H         Port 7         P7         R/W         X         X         Undefined           OFF08H         Port 0 buffer register (low)         POL         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register (loigh)         POH         R/W         X         X         — Undefined           OFF08H         Port 0 buffer register (loigh)         POH         R/W         X         X         — Undefined           OFF10H-         16-bit compare register 0 (16-bit timer/counter)         CR00         R/W         —         X         Undefined           OFF10H-         16-bit compare register (16-bit timer/counter)         CR01         R/W         —         X         Undefined           OFF13H-         16-bit compare register (8-bit timer/counter)         CR10         R/W         —         X         Undefined           OFF15H         8-bit compare register (8-bit timer/counter)         CR20         R/W         —         X         Undefined           OFF15H         8-bit compare register (8-bit timer/counter)         CR20         R/W         —         X         Undefined           OFF15H         8-bit capture register (8-bit timer/counter)         CR20         R         —         X         Undefined <td>0FF05H</td> <td>Port 5</td> <td>P5</td> <td>R/W</td> <td>×</td> <td>x</td> <td></td> <td>Undefined</td>	0FF05H	Port 5	P5	R/W	×	x		Undefined
OFF0AH         Port 0 buffer register (low)         POL         R/W         x         x         Undefined           OFF0BH         Port 0 buffer register (high)         POH         R/W         x         x         — Undefined           OFF0CH         Real-time output port control register         RTPC         R/W         x         x         — OOH           OFF10H-F18H-F18H-F11H-F18H-F18H-F18H-F18H-F18	OFF06H	Port 6	P6	R/W	×	x		хоН
OFFOBH         Port 0 buffer register (high)         POH         R/W         x         x         Oldefined           OFFOCH         Real-time output port control register         RTPC         R/W         x         x         — 00H           OFF10H- FF11H         16-bit compare register 0 (16-bit timer/counter)         CR00         R/W         —         x         Undefined           OFF12H- FF13H         16-bit compare register (8-bit timer/counter)         CR01         R/W         —         x         Undefined           OFF14H         8-bit compare register (8-bit timer/counter 1)         CR10         R/W         —         x         Undefined           OFF15H         8-bit compare register (8-bit timer/counter 2)         CR20         R/W         —         x         Undefined           OFF16H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         x         Undefined           OFF17H         BRQ 8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         x         Undefined           OFF17H         BRQ 8-bit capture register (8-bit timer/counter 2)         CR22         R         —         x         Undefined           OFF17H         8-bit capture register (8-bit timer/counter 2)         CR22	OFF07H	Port 7	P7	R/W	x	x		Undefined
OFFOCH         Real-time output port control register         RTPC         RW         X         X         OOH           OFF10H- FF11H-         16-bit compare register 0 (16-bit timer/counter)         CR00         R/W         —         X         Undefined           FF11H-         16-bit compare register 1 (16-bit timer/counter)         CR00         R/W         —         X         Undefined           OFF14H-         8-bit compare register (3-bit timer/counter 1)         CR10         R/W         —         X         Undefined           OFF15H-         8-bit compare register (3-bit timer/counter 2)         CR20         R/W         —         X         Undefined           OFF16H-         8-bit compare register         CR30         R/W         —         X         Undefined           OFF17H-         BR9 8-bit compare register         CR30         R/W         —         X         Undefined           OFF18H-         16-bit capture register (16-bit timer/counter)         CR02         R         —         X         Undefined           OFF19H-         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         X         Undefined           OFF10H-         8-bit capture/compare register (8-bit timer/counter 2)         CR22         R	0FF0AH	Port 0 buffer register (low)	POL	R/W	х	×		Undefined
OFF10H-FF11H         18-bit compare register 0 (16-bit timer/counter)         CR00         R/W         —         x         Undefined           OFF12H-FF13H         16-bit compare register 1 (16-bit timer/counter)         CR01         R/W         —         x         Undefined           OFF14H         8-bit compare register (8-bit timer/counter 1)         CR10         R/W         —         —         Undefined           OFF15H         8-bit compare register (8-bit timer/counter 2)         CR20         R/W         —         —         Undefined           OFF16H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         —         Undefined           OFF17H         BRQ 8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         —         Undefined           OFF17H         BRQ 8-bit capture register (8-bit timer/counter 2)         CR22         R         —         X         Undefined           OFF19H         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         X         Undefined           OFF10H         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         X         Undefined           OFF20H         8-bit capture register (8-bit timer/counter 2)	OFFOBH	Port 0 buffer register (high)	P0H	R/W	х	x		Undefined
FF11H   16-bit compare register 1 (16-bit timer/counter)	0FF0CH	Real-time output port control register	RTPC	R/W	х	х		00H
FF13H         A - District           0FF14H         8-bit compare register (8-bit timer/counter 1)         CR10         R/W         —         X         — Undefined           0FF15H         8-bit compare register (8-bit timer/counter 2)         CR20         R/W         —         X         — Undefined           0FF16H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         —         X         — Undefined           0FF17H         BRQ 8-bit compare register         CR30         R/W         —         X         — Undefined           0FF18H-         16-bit capture register (16-bit timer/counter)         CR02         R         —         —         X         Undefined           0FF10H         8-bit capture register (8-bit timer/counter 1)         CR11         RW         —         X         — Undefined           0FF10H         8-bit capture register (8-bit timer/counter 1)         CR11         RW         —         X         — Undefined           0FF10H         8-bit capture register (8-bit timer/counter 1)         CR11         RW         —         X         — Undefined           0FF20H         Port 0 mode register         PM0         W         —         X         — FFH           0FF21H         Port 1 mode regi		16-bit compare register 0 (16-bit timer/counter)	CR00	R/W	_		х	Undefined
0FF15H         8-bit compare register (8-bit timer/counter 2)         CR20         R/W         x         — Undefined           0FF16H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         x         — Undefined           0FF17H         BRG 8-bit compare register         CR30         R/W         x         — Undefined           0FF18H-18H         16-bit capture register (16-bit timer/counter)         CR02         R         —         x         Undefined           0FF19H         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         x         Undefined           0FF10H         8-bit capture register (8-bit timer/counter 1)         CR11         R/W         x         —         Undefined           0FF10H         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         x         —         Undefined           0FF10H         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         x         —         Undefined           0FF20H         Port 1 mode register         PM0         W         —         x         —         FFH           0FF21H         Port 3 mode register         PM3         W         —         x         —		16-bit compare register 1 (16-bit timer/counter)	CR01	R/W	_		х	Undefined
OFF16H         8-bit compare register (8-bit timer/counter 2)         CR21         R/W         x         Undefined           0FF17H         BRG 8-bit compare register         CR30         R/W         x         —         Undefined           0FF18H-FF19H         16-bit capture register (16-bit timer/counter)         CR02         R         —         x         Undefined           0FF18H-FF19H         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         x         —         Undefined           0FF1AH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         —         x         —         Undefined           0FF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         —         x         —         Undefined           0FF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         —         x         —         Undefined           0FF1CH         8-bit capture/compare register (8-bit timer/counter 2)         CR22         R         —         x         —         Undefined           0FF2DH         Port 1 mode register         PM1         W         —         x         —         FFH           0FF22H <td>0FF14H</td> <td>8-bit compare register (8-bit timer/counter 1)</td> <td>CR10</td> <td>R/W</td> <td>_</td> <td>х</td> <td></td> <td>Undefined</td>	0FF14H	8-bit compare register (8-bit timer/counter 1)	CR10	R/W	_	х		Undefined
OFF17H         BRG 8-bit compare register         CR30         R/W         x         Undefined           OFF18H-F19H         16-bit capture register (16-bit timer/counter)         CR02         R         -         x         Undefined           OFF1AH         8-bit capture register (8-bit timer/counter 2)         CR22         R         -         x         -         Undefined           OFF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         -         x         -         Undefined           OFF2OH         Port 0 mode register         PM0         W         -         x         -         Undefined           OFF2OH         Port 1 mode register         PM0         W         -         x         -         FFH           OFF21H         Port 1 mode register         PM1         W         -         x         -         FFH           OFF23H         Port 3 mode register         PM3         W         -         x         -         FFH           OFF25H         Port 5 mode register         PM5         W         -         x         -         FFH           OFF26H         Port 6 mode register         PM6         R/W         -         x         -	0FF15H	8-bit compare register (8-bit timer/counter 2)	CR20	R/W	_	×		Undefined
OFF18H-FF19H         16-bit capture register (16-bit timer/counter)         CR02         R         —         X         Undefined           OFF18H         8-bit capture register (8-bit timer/counter 2)         CR22         R         —         X         —         Undefined           OFF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         —         X         —         Undefined           OFF20H         Port 0 mode register         PM0         W         —         X         —         FFH           OFF21H         Port 1 mode register         PM1         W         —         X         —         FFH           OFF23H         Port 3 mode register         PM3         W         —         X         —         FFH           OFF25H         Port 3 mode register         PM5         W         —         X         —         FFH           OFF26H         Port 6 mode register         PM6         R/W         —         X         —         FFH           OFF27H         Port 7 mode register         PM7         W         —         X         —         7FH           OFF30H         Capture/compare control register 0         CRC0         W         — <t< td=""><td>0FF16H</td><td>8-bit compare register (8-bit timer/counter 2)</td><td>CR21</td><td>R/W</td><td></td><td>×</td><td></td><td>Undefined</td></t<>	0FF16H	8-bit compare register (8-bit timer/counter 2)	CR21	R/W		×		Undefined
FF19H         A S-bit capture register (8-bit timer/counter 2)         CR22         R         -         x         — Undefined           0FF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         -         x         — Undefined           0FF20H         Port 0 mode register         PM0         W         -         x         — FFH           0FF21H         Port 1 mode register         PM1         W         -         x         — FFH           0FF23H         Port 3 mode register         PM3         W         -         x         — FFH           0FF25H         Port 5 mode register         PM5         W         -         x         — FFH           0FF26H         Port 6 mode register         PM6         R/W         -         x         — FFH           0FF27H         Port 7 mode register         PM7         W         -         x         — FFH           0FF30H         Capture/compare control register 0         CRC0         W         -         x         — 10H           0FF32H         Capture/compare control register 1         CRC1         W         -         x         — 00H           0FF34H         Capture/compare control register 2         CRC2	0FF17H	BRG 8-bit compare register	CR30	R/W	_	x		Undefined
OFF1CH         8-bit capture/compare register (8-bit timer/counter 1)         CR11         R/W         X         Undefined           0FF20H         Port 0 mode register         PM0         W         X         FFH           0FF21H         Port 1 mode register         PM1         W         X         FFH           0FF23H         Port 3 mode register         PM3         W         X         FFH           0FF25H         Port 5 mode register         PM5         W         X         FFH           0FF26H         Port 6 mode register         PM6         R/W         X         FFH           0FF27H         Port 7 mode register         PM7         W         X         FFH           0FF30H         Capture/compare control register 0         CRC0         W         X         10H           0FF31H         Timer output control register 1         CRC1         W         X         00H           0FF32H         Capture/compare control register 1         CRC1         W         X         00H           0FF34H         Capture/compare control register 2         CRC2         W         X         00H           0FF50H-         Port 3 mode control register         PMC3         R/W         X         X <t< td=""><td>0FF18H- FF19H</td><td>16-bit capture register (16-bit timer/counter)</td><td>CR02</td><td>R</td><td>_</td><td>_</td><td>х</td><td>Undefined</td></t<>	0FF18H- FF19H	16-bit capture register (16-bit timer/counter)	CR02	R	_	_	х	Undefined
OFF20H         Port 0 mode register         PM0         W         X         FFH           OFF21H         Port 1 mode register         PM1         W         X         — FFH           OFF23H         Port 3 mode register         PM3         W         —         X         — FFH           OFF25H         Port 5 mode register         PM5         W         —         X         — FFH           OFF26H         Port 6 mode register         PM6         R/W         —         X         — FFH           OFF27H         Port 7 mode register         PM7         W         —         X         — FFH           OFF30H         Capture/compare control register 0         CRC0         W         —         X         — 10H           OFF31H         Timer output control register         TOC         W         —         X         — 00H           OFF32H         Capture/compare control register 1         CRC1         W         —         X         — 00H           OFF34H         Capture/compare control register 2         CRC2         W         —         X         — 00H           OFF34H         Port 3 mode control register         PMC3         R/W         X         X         — 00H	0FF1AH	8-bit capture register (8-bit timer/counter 2)	CR22	R		×		Undefined
OFF21H         Port 1 mode register         PM1         W         X         FFH           OFF23H         Port 3 mode register         PM3         W         X         — FFH           OFF25H         Port 5 mode register         PM5         W         X         — FFH           OFF26H         Port 6 mode register         PM6         R/W         —         X         — FFH           OFF27H         Port 7 mode register         PM7         W         —         X         — FFH           OFF30H         Capture/compare control register 0         CRC0         W         —         X         — 10H           OFF31H         Timer output control register         TOC         W         —         X         — 00H           OFF32H         Capture/compare control register 1         CRC1         W         —         X         — 00H           OFF34H         Capture/compare control register 2         CRC2         W         —         X         — 00H           OFF35H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           OFF50H-         16-bit timer register 0         TM0         R         —         X         — 00H           OFF52H <td>0FF1CH</td> <td>8-bit capture/compare register (8-bit timer/counter 1)</td> <td>CR11</td> <td>R/W</td> <td>_</td> <td>×</td> <td></td> <td>Undefined</td>	0FF1CH	8-bit capture/compare register (8-bit timer/counter 1)	CR11	R/W	_	×		Undefined
OFF23H         Port 3 mode register         PM3         W         X         — FFH           0FF25H         Port 5 mode register         PM5         W         — X         — FFH           0FF26H         Port 6 mode register         PM6         R/W         — X         — FFH           0FF27H         Port 7 mode register         PM7         W         — X         — 7FH           0FF30H         Capture/compare control register 0         CRC0         W         — X         — 00H           0FF31H         Timer output control register         TOC         W         — X         — 00H           0FF32H         Capture/compare control register 1         CRC1         W         — X         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         — X         — 00H           0FF43H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H-         16-bit timer register 0         TM0         R         — X         — 00H           0FF52H         8-bit timer register 1: CH-1         TM1         R         — X         — 00H           0FF56H         BRG 8-bit timer register 0         PRM0         W         — X </td <td>0FF20H</td> <td>Port 0 mode register</td> <td>PM0</td> <td>W</td> <td>_</td> <td>×</td> <td></td> <td>FFH</td>	0FF20H	Port 0 mode register	PM0	W	_	×		FFH
OFF25H         Port 5 mode register         PM5         W         X         — FFH           0FF26H         Port 6 mode register         PM6         R/W         —         X         — FFH           0FF27H         Port 7 mode register         PM7         W         —         X         — 7FH           0FF30H         Capture/compare control register 0         CRC0         W         —         X         — 10H           0FF31H         Timer output control register         TOC         W         —         X         — 00H           0FF32H         Capture/compare control register 1         CRC1         W         —         X         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         —         X         — 00H           0FF34H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H- 551H         16-bit timer register 0         TM0         R         —         —         X         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         X         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —	0FF21H	Port 1 mode register	PM1	W		x		FFH .
OFF26H         Port 6 mode register         PM6         R/W         —         x         — FFH           0FF27H         Port 7 mode register         PM7         W         —         x         — 7FH           0FF30H         Capture/compare control register 0         CRC0         W         —         x         — 10H           0FF31H         Timer output control register         TOC         W         —         x         — 00H           0FF32H         Capture/compare control register 1         CRC1         W         —         x         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         —         x         — 00H           0FF34H         Port 3 mode control register         PMC3         R/W         x         x         — 00H           0FF50H- FF51H         16-bit timer register 0         TM0         R         —         x         — 00H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         x         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —         x         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         — <td>0FF23H</td> <td>Port 3 mode register</td> <td>PM3</td> <td>W</td> <td>_</td> <td>x</td> <td></td> <td>FFH</td>	0FF23H	Port 3 mode register	PM3	W	_	x		FFH
OFF27H         Port 7 mode register         PM7         W         X         — 7FH           0FF30H         Capture/compare control register 0         CRC0         W         —         X         — 10H           0FF31H         Timer output control register         TOC         W         —         X         — 00H           0FF32H         Capture/compare control register 1         CRC1         W         —         X         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         —         X         — 00H           0FF43H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H-         16-bit timer register 0         TM0         R         —         X         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         X         — 00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         X         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         X         — 00H	0FF25H	Port 5 mode register	PM5	W		x		FFH
OFF30H         Capture/compare control register 0         CRC0         W         X         —         10H           0FF31H         Timer output control register         TOC         W         —         x         —         00H           0FF32H         Capture/compare control register 1         CRC1         W         —         x         —         00H           0FF34H         Capture/compare control register 2         CRC2         W         —         x         —         00H           0FF43H         Port 3 mode control register         PMC3         R/W         x         x         —         00H           0FF50H- FF51H         16-bit timer register 0         TM0         R         —         —         x         0000H           0FF52H         8-bit timer register 1: CH-1         TM1         R         —         x         —         00H           0FF56H         BRG 8-bit timer register         TM3         R         —         x         —         00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         x         —         00H	0FF26H	Port 6 mode register	PM6	R/W		x		FFH
OFF31H         Timer output control register         TOC         W         X         — 00H           0FF32H         Capture/compare control register 1         CRC1         W         —         X         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         —         X         — 00H           0FF43H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H- 0FF51H         16-bit timer register 0         TM0         R         —         X         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         X         — 00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         X         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —         X         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         X         — 00H	0FF27H	Port 7 mode register	PM7	W		x	_	7FH
OFF32H         Capture/compare control register 1         CRC1         W         X         — 00H           0FF34H         Capture/compare control register 2         CRC2         W         —         x         — 00H           0FF43H         Port 3 mode control register         PMC3         R/W         x         x         — 00H           0FF50H- 0FF51H         16-bit timer register 0         TM0         R         —         x         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         x         — 00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         x         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —         x         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         x         — 00H	OFF30H	Capture/compare control register 0	CRC0	W	_	×	_	10H
OFF34H         Capture/compare control register 2         CRC2         W         X         OOH           0FF43H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H- FF51H         16-bit timer register 0         TM0         R         —         X         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         X         — 00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         X         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —         X         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         X         — 00H	0FF31H	Timer output control register	тос	W	_	×		00H
OFF43H         Port 3 mode control register         PMC3         R/W         X         X         — 00H           0FF50H- FF51H         16-bit timer register 0         TM0         R         —         X         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         X         — 00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         X         — 00H           0FF56H         BRG 8-bit timer register         TM3         R         —         X         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         X         — 00H	0FF32H	Capture/compare control register 1	CRC1	W	_	х		00H
OFF50H- FF51H         16-bit timer register 0         TMO         R         —         x         0000H           0FF52H         8-bit timer register 1: CH -1         TM1         R         —         x         —         00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         —         x         —         00H           0FF56H         BRG 8-bit timer register         TM3         R         —         x         —         00H           0FF5CH         Prescaler mode register 0         PRM0         W         —         x         —         00H	0FF34H	Capture/compare control register 2	CRC2	W	_	х		00H
FF51H           OFF52H         8-bit timer register 1: CH -1         TM1         R         -         x         -         00H           0FF54H         8-bit timer register 2: CH-2         TM2         R         -         x         -         00H           0FF56H         BRG 8-bit timer register         TM3         R         -         x         -         00H           0FF5CH         Prescaler mode register 0         PRM0         W         -         x         -         00H	0FF43H	Port 3 mode control register	РМСЗ	R/W	×	х	_	00H
0FF54H         8-bit timer register 2: CH-2         TM2         R         -         x         -         00H           0FF56H         BRG 8-bit timer register         TM3         R         -         x         -         00H           0FF5CH         Prescaler mode register 0         PRM0         W         -         x         -         00H	OFF50H- FF51H	16-bit timer register 0	TMO	R			×	0000Н
0FF54H         8-bit timer register 2: CH-2         TM2         R         -         x         -         00H           0FF56H         BRG 8-bit timer register         TM3         R         -         x         -         00H           0FF5CH         Prescaler mode register 0         PRM0         W          x         -         00H	0FF52H	8-bit timer register 1: CH -1	TM1	R	_	х		00H
0FF56H         BRG 8-bit timer register         TM3         R         x         — 00H           0FF5CH         Prescaler mode register 0         PRM0         W         — x         — 00H	0FF54H	8-bit timer register 2: CH-2	TM2	R			_	00H
0FF5CH Prescaler mode register 0 PRMO W x 00H	0FF56H	BRG 8-bit timer register	TM3					
	0FF5CH	Prescaler mode register 0	PRMO	w				
	0FF5DH	Timer control register 0	TMC0	R/W				



Table 1. Special Function Registers (cont)

					Acces	ss Units	(Bits)	
Address	Register (SFR)	Symbo	i	R/W	1	8	16	State After Reset
OFF5EH	Prescaler mode register 1	PRM1		W		×	_	00H
OFF5FH	Timer control register 1	TMC1		R/W		х		00Н
OFF6EH	Port T mode register	PMT		R/W	×	×	· -	00Н
OFF6FH	Port T	PT		R	x	х	_	Undefined
OFF80H	Clocked serial interface mode register	CSIM		R/W	x	х	_	00H
OFF82H	Serial bus interface control register	SBIC		R/W	×	х		00H
OFF86H	Serial shift register	SIO		R/W	_	x		Undefined
0FF88H	Asynchronous serial interface mode register	ASIM		R/W	х	x	_	80H
0FF8AH	Asynchronous serial interface status register	ASIS		R	х	х -		00H
0FF8CH	Serial receive buffer: UART	RxB		R	_	х	_	Undefined
OFF8EH	Serial transmit shift register: UART	TxS		w		x		Undefined
OFFCOH	Standby control register	STBC		R/W		х	_	0000x000B
0FFC4H	Memory expansion mode register	ММ		R/W	х	х		20H
0FFC5H	Programmable wait control register	PW		R/W	х	х	-	80H
0FFC6H	Refresh mode register	RFM		R/W	x	x	_	00Н
OFFE0H	Interrupt request flag register L	IFOL	IFO	R/W	х	х	х	Undefined
0FFE1H	Interrupt request flag register H	IFOH		R/W	×	x	_	Undefined
OFFE4H	Interrupt mask flag register L	MKOL	мко	R/W	x	x	х	FFFFH
OFFE5H	Interrupt mask flag register H	мкон		R/W	x	x	_	FFFFH
OFFE8H	Priority specification flag register L	PROL	PR0	R/W	х	х	х	FFFFH
OFFE9H	Priority specification flag register H	PROH		R/W	x	X		FFFFH
OFFECH	Interrupt service mode speification flag register L	ISMOL	ISM0	R/W	x	х	х	0000H
0FFEDH	Interrupt service mode specification flag register H	ISMOH		R/W	x	х	-	0000H
0FFF4H	External interrupt mode register 0	INTMO		R/W	х	х	-	00H
0FFF5H	External interrupt mode register 1	INTM1		R/W	х	х	_	00H
OFFF8H	Interrupt status register	IST		R/W	x	· x		00H



## Input/Output Ports

Functions of ports P0 - P7 and port PT are explained below. All ports are 8 bits wide except P7, which is 7 bits wide.

Port	Function
P0	8-bit output port or two 4-bit real time outpur ports
P1	Bit programmable for input or output; large current capacity
P2	Input
P3	Bit programmable for input or output
P4	Input or output
P5	Output
P6 <sub>0</sub> - P6 <sub>3</sub>	Output
P6 <sub>4</sub> - P6 <sub>7</sub>	Bit programmable for input or output
P7	Bit programmable for input or output
PT	Inputs to eight voltage comparators


## Real-time Output Port


The real-time output port (figure 3) shares pins with port 0. The high and low nibbles may be treated separately or together. In the real-time output function, data stored beforehand in the buffer register is transferred to the output latch simultaneously with the generation of either a timer interrupt or external interrupt. Using the real-time output function in conjunction with the macro service function enables port 0 to output preprogrammed patterns at preprogrammed variable time intervals.

### Port T

As shown in figure 4, the analog input voltage on each line of port T is compared with a programmable threshold voltage. The comparator output is 1 if the input voltage is higher than the threshold, or 0 if it is lower.

Four bits from the PTM regster are decoded to set the threshold voltage at one of 15 steps:  $V_{DD}\,x$  1/16 through  $V_{DD}\,x$  15/16. Each comparator operates continously as follows.





# NEC

- (1) Threshold voltage is set by writing the PTM register.
- (2) As each comparison is completed, the result is latched in port T and the next comparison begins.
- (3) Unless the PTM regiser is written, the threshold voltage is not changed.

Two bits from the PTM register specify the connection of pullup resistors in 4-bit units. When PTM is set to 00H, the resistor ladder is released and threshold voltage is not supplied to the comparators. This can be done in the standby mode to eliminate unnecessary current drain.

### Serial Interface

The  $\mu$ PD78224 family has two independent serial interfaces.

- Asynchronous serial interface (UART) (figure 5)
- · Clock-synchronized serial interface (figure 6)

A universal asynchronous receiver transmitter (UART) is used as an asynchronous serial interface. This interface transfers one byte of data following a start bit. The  $\mu$ PD78224 contains a baud rate generator. This allows data to be transferred over a wide range of transfer rates.

The clock-synchronized serial interface has two different modes of operation:

- Three-line serial I/O mode.
   In this mode, data 8 bits long is transferred along three lines: a serial clock (SCK) line and two serial bus lines lines (SO and SI). This mode is convenient when a µPD78224 device is connected to peripheral I/Os and display controllers that have the conventional clock-synchronized serial interface.
- Serial bus interface mode (SBI)
   In this mode, the μPD78224 family can communicate data with several devices using the serial clock (SCK) and the serial data bus (SBO) lines. This mode conforms to NEC's serial bus format. In SBI mode, addresses that select a device to communicate with, commands that direct the device, and actual data are output to the serial data bus. A handshake line, which was required for connecting several devices in the conventional clock-synchronized serial interface, is not needed.

Figure 4. Comparator Port T






Figure 5. Asynchronous Serial Interface







Figure 6. Clock-Synchronized Serial Interface





## Timer/Counters

The µPD78224 family has three timer/counters: one 16-bit and two 8-bit. The 16-bit timer/counter (figure 7) has the basic functionality of an interval timer, a programmable square wave output, and a pulse-width measurer. These functions can provide a digital delayed one-shot output, a pulse-width modulated output, and a cycle measurer.

The two 8-bit timer/counters can provide the basic functions of an interval timer and a pulse-width measurer. Timer/counter 1 can also be used as a timer for output trigger generation for the real-time output port. Timer/counter 2 can also provide an external event counter, a one-shot timer, a programmable square-wave output, a pulse-width modulated output, and a cycle measurer. See figures 8 and 9.

Figure 7. 16-Bit Timer/Counter






Figure 8. 8-Bit Timer/Counter 1







Figure 9. 8-Bit Timer/Counter 2



### Interrupts

There are 18 interrupt request sources; each source is allocated a location in the vector table. (See table 2). There is one software interrupt request and one of the remaining 17 interrupts is nonmaskable. The software interrupt and the nonmaskable interrupt are unconditionally received even in the DI state. These two interrupts possess the maximum priority. The maskable interrupt requests are subject to mask control by the setting of the interrupt mask flag.

There are default priorities associated with each maskable interrupt and these can be assigned to either of two programmable priority levels. Interrupts may be serviced by the vectored interrupt method where a branch to a desired service program is executed. Interrupts may also be handled by the macro service function where a preassigned process is performed without program intervention.



Table 2. Interrupt Sources and Vector Addresses

Interrupt Request Type	Default Priority	Interrupt Request Source	Macro Service Handling	Vector Table Address
Software	None	BRK instruction execution		003EH
Nonmaskable	None	NMI (pin input edge detection)		0002H
Maskable	0	INTPO (pin input edge detection)	_	0006H
	1	INTP1 (pin input edge detection)	_	H8000
	2	INTP2 (pin input edge detection)	_	000AH
	· 3	INTP3 (pin input edge detection)	<del>.</del> .	000CH
	4	INTC00 (TM0-CR00 coincidence signal generation)		0014H
	5	INTC01 (TM0-CR01 coincidence signal generation)		0016H
	6	INTC10 (TM1-CR10 coincidence signal generation)	Yes	0018H
	7	INTC11 (TM1-CR11 coincidence signal generation)	Yes	001AH
	8	INTC21 (TM2-CR21 coincidence signal generation)		001 CH
	9	INTP4 (pin input edge detection)	Yes	000EH
	10	INTP5 (pin input edge detection)		0010H
	11	INTP6 (pin input edge detection)	_	0012H
	12	INTSER (generation of asynchronous serial interface receive error)	_	0020H
	13	INTSR (end of asynchronous serial interface reception)	Yes	0022H
	14	INTST (end of asynchronous serial interface transmission)	Yes	0024H
	15	INTCSI (end of clocked serial interface transfer)	Yes	0026H

### Macro Service

When macro service function can be programmed to transfer data from a special function register to memory or from memory to a special function register. Transfer events are triggered by interrupt requests and take place without software intervention. There are six interrupt requests where macro servicing can be executed. The macro service function is controlled by the macro service mode register and the macro service channel pointer. The macro service mode register assigns the macro servicing mode and the macro service channel pointer indicates the address of the memory location pointers. The location of each register and its corresponding interrupt is shown in figure 10.

### Refresh


The refresh signal is used with a pseudostatic RAM. The refresh cycle can be set to one of four intervals ranging from 2.6 to 21.3  $\mu$ s. The refresh is timed to follow a read or write operation to avoid interference.

### Standby Modes

HALT and STOP functions reduce system power consumption. In HALT mode, the CPU stops and the system clock continues to run. A release of the HALT mode

is initiated by an unmasked interrupt request, an NMI, or a RESET input. In the STOP mode, the CPU and system clock are both stopped, reducing the power consumption even further. The STOP mode is released by an NMI input or a RESET input.

Figure 10. Macro Service Control Word Map





### **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

 $\begin{array}{lll} T_A = \ +25^{\circ}C \\ \\ \text{Operating voltage, V}_{DD} & -0.5 \text{ to } +7.0 \text{ V} \\ \\ \text{Input voltage, V}_1 & -0.5 \text{ to V}_{DD} + 0.5 \text{ V} \\ \\ \text{Output voltage, V}_0 & -0.5 \text{ to V}_{DD} + 0.5 \text{ V} \\ \\ \text{Low-level output current, I}_{OL} \\ \\ \text{per pin} & 30 \text{ mA (peak), 15 mA (mean)} \\ \\ \text{total, all output pins} & 150 \text{ mA (peak), 100 mA (mean)} \\ \end{array}$ 

 per pin
 30 mA (peak), 15 mA (mean)

 total, all output pins
 150 mA (peak), 100 mA (mean)

 High-level output current, I<sub>OH</sub> per pin
 -2 mA

 total, all output pins
 -50 mA

 Operating temperature, T<sub>OPT</sub>
 -40 to +85°C

 Storage temperature, T<sub>STG</sub>
 -65 to +150°C

Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC characteristics.

## **Operating Conditions**

Oscillation Frequency	TA	V <sub>DD</sub>	
f <sub>XX</sub> = 4 to 12 MHz	-40 to +85°C	+5 V ±5%	
	-10 to +70°C	+5 V ±10%	

## Capacitance

 $T_A = +25^{\circ}C; V_{DD} = V_{SS} = 0 V$ 

Item	Symbol	Max	Unit	Conditions
Input capacitance	CI	20	pF	f = 1 MHz;
Output capacitance	Co	20	pF	pins not used for
Input/output capacitance	C <sub>IO</sub>	20	pF	measurement are at 0 V

## **DC** Characteristics

 $T_A = -40 \text{ to } +85^{\circ}\text{C}; V_{DD} = +5 \text{ V } \pm 10\%; V_{SS} = 0 \text{ V}$ 

Item	Symbol	Min	Тур	Max	Unit	Conditions
Low-level input voltage	VIL	0	·	0.8	V	Except PT pins
High-level input voltage	V <sub>IH1</sub>	2.2		۷ <sub>DD</sub>	V	Except PT pins and pins in Note 1
	V <sub>IH2</sub>	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	Pins in Note 1
Low-level output voltage	V <sub>OL1</sub>			0.45	٧	I <sub>OL</sub> = 2.0 mA
	V <sub>OL2</sub>			1.0	٧	I <sub>OL</sub> = 8.0 mA (Port PI pins)
High-level output voltage	V <sub>OH1</sub>	V <sub>DD</sub> – 1.0			V	I <sub>OH</sub> = -1.0 mA
	V <sub>OH2</sub>	V <sub>DD</sub> – 0.5			V	I <sub>OH</sub> = -100 μA
Input leakage current	ILI			±10	μΑ	$V_I = 0 \text{ to } V_{DD}$
Output leakage current	lLO			±10	μA	$V_O = 0$ to $V_{DD}$
Pullup current	IPT		-150	-400	μΑ	V <sub>I</sub> = 0 V; PT pins
V <sub>DD</sub> power supply current	DD1		16	40	mA	Operating mode, f <sub>XX</sub> = 12 MHz
	1 <sub>DD2</sub>		7	20	mA	HALT mode, f <sub>XX</sub> ≔ 12 MHz
Data retention voltage	V <sub>DDDR</sub>	2.5		5.5	٧	STOP mode
Data retention current	DDDR		2	20	μΑ	STOP mode; V <sub>DDDR</sub> = 2.5 V
			5	50	μA	STOP mode; V <sub>DDDR</sub> = 5 V ±10%

### Notes:

(1) X1, X2, RESET, P2<sub>0</sub>/NMI, P2<sub>1</sub>/INTP0, P2<sub>2</sub>/INTP1, P2<sub>3</sub>/INTP2/CI, P2<sub>4</sub>/INTP3, P2<sub>5</sub>/INTP4, P2<sub>6</sub>/INTP5, P2<sub>7</sub>/INTP6/SI, P3<sub>2</sub>/SCK, P3<sub>3</sub>/SO/SB0, and EA pins.

# NEC

## Read/Write Operation

 $T_A = -40 \text{ to } +85^{\circ}\text{C}; V_{DD} = +5 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}; f_{XX} = 12 \text{ MHz}; C_L = 100 \text{ pF}$ 

Item	Symbol	Min	Max	Unit	Conditions
X1 input clock cycle time	tcyx	82	250	ns	
Address setup time to ASTB ↓	tsast	52		ns	
Address hold time from ASTB + (Note 2)	t <sub>HSTA</sub>	25		ns	$R_L = 5 k\Omega$ , $C_L = 50 pF$
Address to RD ↓ delay time	<sup>t</sup> DAR	129		ns	
Address float time from RD i	t <sub>FAR</sub>	11		ns	<del></del>
Address to data input time	<sup>t</sup> DAID		228	ns	
ASTB ↓ to data input time	†DSTID		181	ns	the state of the state of
RD ↓ to data input time	<sup>†</sup> DRID		99	ns	
ASTB i to RD i delay time	t <sub>DSTR</sub>	52		ns	
Data hold time from RD †	t <sub>HRID</sub>	0		ns	
RD to address active time	<sup>t</sup> DRA	124		ns	*
RD † to ASTB † delay time	t <sub>DRST</sub>	124		ns	
RD low-level width	twr.	124		ns	No wait states
ASTB high-level width	twsTH	52	-	ns	•
Address to WR ↓ delay time	t <sub>DAW</sub>	129		ns	
ASTB ↓ to data output time	t <sub>DSTOD</sub>		142	ns	
WR ↓ to data output time	<sup>†</sup> DWOD		60	ns	
ASTB ↓ to WR ↓ delay time	<sup>†</sup> DSTW1	52		ns	
	t <sub>DSTW2</sub>	129		ns	Refresh mode
Data setup time to WR f	t <sub>SODWR</sub>	146		П8	
Data setup time to WR ↓ (Note 1)	tsopwf	22		пв	Refresh mode
Data hold time from WR † (Note 2)	tHWOD	20		ns	
WR † to ASTB † delay time	t <sub>DWST</sub>	42		ns	
WR low-level width	¹WWL1	196		ns	
	twwL2	114		ns	Refresh mode
Address to WAIT ↓ input time	t <sub>DAWT</sub>		146	ns	
ASTB ↓ to WAIT ↓ input time	<sup>t</sup> DSTWT		84	ns	
WAIT hold time from X1 ↓	<sup>t</sup> HWTX	0	_	ne	
WAIT setup time to X1 †	tswtx*	0		ns	

### Notes:

- (1) When accessing a pseudostatic RAM (µPD4168, etc.) that clocks in data at the falling edge of WR, use t<sub>SODWF</sub> instead of t<sub>SODWR</sub> as the data setup time.
- (2) The hold time includes the time during which  $V_{OH}$  and  $V_{OL}$  are retained under the following load conditions:  $C_L=$  100 pF and  $R_L=$  2  $k\Omega$



Serial Port Operation  $T_{A} = -40 \text{ to } +85^{\circ}\text{C}; V_{DD} = +5 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}; f_{XX} = 12 \text{ MHz}; C_{L} = 100 \text{ pF}$ 

Item	Symbol	Min	Max	Unit	Conditions
Serial clock cycle time	tcysk	1.0		μs	External clock input
		1.3		μs	internal clock/16 output
		5.3		μs	Internal clock/64 output
Serial clock low-level width	twskl	420		ns	External clock input
		556		ns	Internal clock/16 output
		2.5		μs	Internal clock/64 output
Serial clock high-level width	twskH	420		пѕ	External clock input
		556		ns	internal clock/16 output
		2.5		μs	internal clock/64 output
SI, SB0 setup time to SCK †	tsssk	150		ns	
SI, SB0 hold time from SCK +	tHSSK	400		ns	
SO/SB0 output delay time from SCK ↓	t <sub>DSBSK1</sub>	0	300	ns	CMOS push-pull output (3-line serial I/O mode)
	tDSBSK2	0	800	ns	Open-drain output (SBI mode), $R_L = 1 \text{ k}\Omega$
SB0 high, hold time from SCK †	t <sub>HSBSK</sub>	4		tcyx	SBI mode
SB0 low, setup time to SCK ↓	tssBSK	4		tcyx	SBI mode
SB0 low-level width	twsBL	4		tcyx	
SB0 high-level width	twsвн	4		t <sub>CYX</sub>	
RxD setup time to SCK †	tsaxsk	80		ns	
RxD hold time after SCK †	tHSKRX	80		ns	
SCK ↓ to TxD delay time	t <sub>DSKTX</sub>		210	ns	<del></del>

## **Comparator Port Operation**

Item	Symbol	Min	Max	Unit	Conditions
Comparison accuracy	VACOMP		100	mV	_
			100	m۷	μPD78P224
Comparison time	tCOMP	128	256	tcyx	
Sampling time	t <sub>SAMP</sub>	62		tcyx	
PT input voltage	V <sub>IPT</sub>	0	V <sub>DD</sub>	٧	

ltem	Symbol	Min	Max	Unit	Conditions
NMI low-level width	twniL	10		μs	
NMI high-level width	†WNIH	10		μs	
INTP0-INTP6 low-level width	¹W∏L	24		t <sub>CYX</sub>	
INTP0-INTP6 high- level width	twпн	24		t <sub>CYX</sub>	
RESET low-level width	twrsl	10		μs	
RESET high-level width	<sup>†</sup> WRSH	10	-	μs	

## **Data Retention Characteristics**

Item	Symbol	Min	Тур	Max	Unit	Conditions
Data retention voltage	V <sub>DDDR</sub>	2.5		5.5	٧	STOP mode
Data retention current	IDDDR		2	20	μΑ	V <sub>DDDR</sub> = 2.5 V
			5	50	μΑ	V <sub>DDDR</sub> = 5 V ±10%
V <sub>DD</sub> rise time	<sup>t</sup> RVD	200			μs	
V <sub>DD</sub> fall time	<sup>†</sup> FVD	200			μs	

4c

**Data Retention Characteristics (cont)** 

item	Symbol	Min	Тур	Max	Unit	Conditions
V <sub>DD</sub> retention time (from STOP mode setting)	t <sub>HVD</sub>	0			ms	·
STOP release signal input time	<sup>†</sup> DREL	0			ms	
Oscillation	twaπ	30			ms	Crystal resonator
stabilization wait time		5	<del></del>		ms	Ceramic resonator
Low-level input voltage	V <sub>IL</sub>	0		0.1 V <sub>DDDR</sub>	٧	Specified pins (Note)
High-level input voltage	V <sub>IH</sub>	0.9 V <sub>DDDR</sub>		V <sub>DODR</sub>	V	Specified pins (Note)

Note: RESET, P2<sub>0</sub>/NMI, P2<sub>1</sub>/INTP0, P2<sub>2</sub>/INTP1, P2<sub>3</sub>/INTP2/CI, P2<sub>4</sub>/INTP3, P2<sub>5</sub>/INTP4, P2<sub>6</sub>/INTP5, P2<sub>7</sub>/INTP6/SI, P3<sub>2</sub>/SCK, P3<sub>3</sub>/SO/SB0, and EA pins.

## µPD78224 Family




Timing Dependent on t<sub>CYX</sub>

Item	Symbol	Calculation Formula (1, 2)	Min/Max	12 MHz	Unit
X1 input clock cycle time	tcyx		Min	82	ns
Address setup time to ASTB ↓	t <sub>SAST</sub>	t <sub>CYX</sub> - 30	Min	52	ns
Address to RD ↓ delay time	t <sub>DAR</sub>	2t <sub>CYX</sub> - 35	Min	129	ns
Address float time from RD ↓	tFAR	t <sub>CYX</sub> /2 - 30	Min	11	ns
Address to data input time	t <sub>DAID</sub>	(4+2n)t <sub>CYX</sub> - 100	Max	228	ns
ASTB ↓ to data input time	t <sub>DSTID</sub>	(3+2n)t <sub>CYX</sub> - 65	Max	181	ns
RD ↓ to data input time	t <sub>DRID</sub>	(2+2n)t <sub>CYX</sub> - 65	Max	99	ns
ASTB ↓ to RD ↓ delay time	t <sub>DSTR</sub>	t <sub>CYX</sub> - 30	Min	52	ns
RD f to address active time	tDRA	2t <sub>CYX</sub> - 40	Min	124	ns
RD t to ASTB t delay time	t <sub>DRST</sub>	2t <sub>CYX</sub> - 40	Min	124	ns
RD low-level width	t <sub>WRL</sub>	(2+2n)t <sub>CYX</sub> - 40	Min	124	ns
ASTB high-level width	twsTH	t <sub>CYX</sub> - 30	Min	52	ns
Address to WR ↓ delay time	t <sub>DAW</sub>	2t <sub>CYX</sub> - 35	Min	129	ns
ASTB ↓ to data output time	t <sub>DSTOD</sub>	t <sub>CYX</sub> + 60	Max	142	ns
ASTB ↓ to WR ↓ delay time	t <sub>DSTW1</sub>	t <sub>CYX</sub> - 30	Min	52	ns
	t <sub>DSTW2</sub>	2t <sub>CYX</sub> - 35 (refresh mode)	Min	129	пѕ
Data setup time to WR ↑	tsopwr	(3+2n)t <sub>CYX</sub> - 100	Min	146	กร
Data setup time to WR ↓	tsopwr	t <sub>CYX</sub> - 60 (refresh mode)	Min	22	ns
WR † to ASTB † delay time	t <sub>DWST</sub>	t <sub>CYX</sub> - 40	Min	42	ns
WR low-level width	†WWL1	(3+2n)t <sub>CYX</sub> - 50	Min	196	ns
	twwr2	(2+2n)t <sub>CYX</sub> - 50 (refresh mode)	Min	114	ns
Address to WAIT ↓ input time	† <sub>DAWT</sub>	3t <sub>CYX</sub> - 100	Max	146	ns
ASTB ↓ to WAIT ↓ input time	†DSTWT	2t <sub>CYX</sub> - 80	Max	84	ns


## Note:

(1) n indicates the number of internal wait states.

## Recommended Oscillator Circuit



## Recommended External Clock Circuit






## **External Clock Operation**

$T_A = -40 \text{ to } +85^{\circ}\text{C};$	$V_{DD} =$	+5 V	±10%;	Vss =	0 V


Item	Symbol	Min	Max	Unit	Conditions
X1 input low-level width	twxL	30	130	ns	
X1 input high-level width	twxн	30	130	ns	
X1 input rise time	t <sub>XR</sub>	0	30	ns	
X1 input fall time	t <sub>XF</sub>	0	30	ns	
X1 input clock cycle time	tcyx	82	250	ns	

## **Timing Waveforms**


## **Voltage Thresholds for Timing Measurements**



## External Clock




## Read Operation






## Write Operation




## External WAIT Input




# NEC

## Clock-Synchronized Serial Interface; Three-Line I/O Mode




## Clock-Synchronized Serial Interface; SBI Mode







## Asynchronous Mode



## Interrupt Input




## Reset Input





## Data Retention Characteristics





## μPD78P224 PROGRAMMING

In the  $\mu$ PD78P224, the mask ROM of  $\mu$ PD78224 is replaced by a one-time programmable ROM (OTP ROM). The ROM is 16,384 x 8 bits and can be programmed using a general-purpose PROM writer with a  $\mu$ PD27C256A programming mode.

The PA-78P224GJ/L are the socket adaptors used for configuring the  $\mu$ PD78P224 to fit a standard PROM socket.

Refer to tables 3 through 6 and the PROM timing diagrams for special information applicable to PROM programming.

Table 3. Pin Functions During PROM
Programming

Pin	Pin*	Function				
P0 <sub>0</sub> - P0 <sub>7</sub>	A <sub>0</sub> - A <sub>7</sub>	Input pins for PROM write/verify operations				
P5 <sub>0</sub> /A <sub>8</sub>	A <sub>8</sub>	Input pin for PROM write/verify operations				
P2 <sub>1</sub> /INTP0	A <sub>9</sub>	Input pin for PROM write/verify operations				

Table 3. Pin Functions During PROM Programming (cont)

Pin	Pin*	Function
P5 <sub>2</sub> /A <sub>10</sub> - P5 <sub>6</sub> /A <sub>14</sub>	A <sub>10</sub> - A <sub>14</sub>	Input pins for PROM write/verify operations
P4 <sub>0</sub> /AD <sub>0</sub> - P4 <sub>7</sub> /AD <sub>7</sub>	D <sub>0</sub> - D <sub>7</sub>	Data pins for PROM operations
P6 <sub>5</sub> /WR	CE	Strobes data into the PROM
P6 <sub>4</sub> /RD	ŌĒ	Enables a data read from the PROM
P2 <sub>0</sub> /NMI	NMI	PROM programming mode is entered by applying a high voltage to this pin
RESET	RESET	PROM programming mode requires applying a low voltage to this pin
EA	V <sub>PP</sub>	High voltage applied to this pin for program write/verify
V <sub>DD</sub>	V <sub>DD</sub>	Positive power supply pin
V <sub>SS</sub>	V <sub>SS</sub>	Ground

<sup>\*</sup> Pin name in PROM programming mode.

Table 4. Summary of Operation Modes for PROM Programming

Mode	NMI	RESET	CE	ŌĒ	V <sub>PP</sub>	V <sub>DD</sub>	D <sub>0</sub> - D <sub>7</sub>
Program write	+12.5 V	L	L	Н	+12.5 V	+6 V	Data input
Program verify	+12.5 V	L	Н	L	+12.5 V	+6 V	Data output
Program inhibit	+12.5 V	L	Н	Н	+12.5 V	+6 V	High Z
Read out	+12.5 V	L	L	L	+5 V	+5 V	Data output
Output disable	+12.5 V	L	L	Н	+5 V	+ 5 V	High Z
Standby	+12.5 V	L	Н	L/H	+5 V	+5 V	High Z

Note: When +12.5 V is applied to  $V_{PP}$  and +6 V to  $V_{DD}$ , both  $\overline{CE}$  and  $\overline{OE}$  cannot be set to low level (L) simultaneously.

# NEC

DC Programming Characteristics  $T_A = 25 \pm 5^{\circ}C; V_{JP} = 12.5 \pm 0.5 \text{ V applied to NMI pin; } V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Symbol*	Min	Тур	Max	Unit	Condition
High-level input voltage	V <sub>IH</sub>	VIH	2.4		V <sub>DDP</sub> + 0.3	٧	
Low-level input voltage	V <sub>IL</sub>	VIL	-0.3		0.8	٧	
Input leakage current	ILIP	ILI			10	μΑ	$0 \le V_1 \le V_{DDP}$
High-level output voltage	V <sub>OH1</sub>	V <sub>OH1</sub>	2.4			٧	I <sub>OH</sub> = -400 μA
	V <sub>OH2</sub>	V <sub>OH2</sub>	V <sub>DD</sub> - 0.7			٧	$I_{OH} = -100  \mu A$
Low-level output voltage	V <sub>OL</sub>	V <sub>OL</sub>			0.45	V	i <sub>OL</sub> = 2.1 mA
Output leakage current	lo				10	μΑ	$0 \le V_O \le V_{DDP}, \overline{OE} = V_{IH}$
NMI pin high-voltage input current	I <sub>IP</sub>				±10	μΑ	
V <sub>DDP</sub> power voltage	V <sub>DDP</sub>	Vcc	5.75	6.0	6.25	٧	Program memory write mode
			4.5	5.0	5.5	٧	Program memory read mode
V <sub>PP</sub> power voltage	V <sub>PP</sub>	V <sub>PP</sub>	12.2	12.5	12.8	٧	Program memory write mode
				$V_{PP} = V_{DDP}$	·	٧	Program memory read mode
V <sub>DDP</sub> power current	l <sub>DD</sub>	lcc		5	30	mA	Program memory write mode
				5	30	mA	Program memory read mode CE = V <sub>IL</sub> , V <sub>I</sub> = V <sub>IH</sub>
V <sub>PP</sub> power current	lpp	Ірр		5	30	mA	Program memory write mode CE = V <sub>IL</sub> , OE = V <sub>IH</sub>
				1	100	μΑ	Program memory read mode

<sup>\*</sup> Corresponding symbols of the  $\mu$ PD27C256A.

AC Programming Characteristics (Write Mode)  $T_A = 25 \pm 5^{\circ}C; V_{IP} = 12.5 \pm 0.5 \text{ V applied to NMI pin; } V_{SS} = 0 \text{ V; } V_{DD} = 6 \pm 0.25 \text{ V; } V_{PP} = 12.5 \pm 0.3 \text{ V}$ 

Parameter	Symbol	Symbol*	Min	Тур	Max	Unit	Conditions
Address setup time to CE ↓	tsac	t <sub>AS</sub>	2			μs	
Data input to OE ↓ delay time	t <sub>DD00</sub>	toes	2			μs	
Input data setup time to CE ↓	tsipc	t <sub>DS</sub>	2		•	μs	
Address hold time from CE †	tHCA	t <sub>AH</sub>	2			μs	
Input data hold time from $\overline{CE}$ †	tHC1D	<sup>t</sup> DH	2			μs	
Output data hold time from OE 1	tH00D	<sup>t</sup> DF	0		130	ns	
V <sub>pp</sub> setup time to CE ↓	tsvpc	t <sub>VPS</sub>	1			ms	
V <sub>DDP</sub> setup time to $\overline{CE}$ ↓	tsvDC	tvcs	1		-	ms	
Initial program pulse width	t <sub>WL1</sub>	t <sub>PW</sub>	0.95	1.0	1.05	ms	
Additional program pulse width	t <sub>WL2</sub>	topw	2.85		78.75	ms	
NMI high-voltage input setup time to CE ↓	tspc		2			μs	
Address to data output time	†DAOD	tacc			200	ns	CE = OE = VIL
CE ↓ to data output time	tDCOD	t <sub>CE</sub>			200	ns	ŌE = VIL
OE ↓ to data output time	tDOOD	toE			75	ns	CE = VIL
Data hold time from $\overline{OE}$ †	tнсор	t <sub>DF</sub>	0		60	ns	CE = VIL
Data hold time from address	tHAOD	tон	0			ns	CE = OE = VIL

<sup>\*</sup> Corresponding symbols of the µPD27C256A.



### **PROM Write Procedure**

- Connect the RESET pin to a low level, and apply +12.5 V to the NMI pin.
- (2) Apply +6 V to the V<sub>DD</sub> pin and +12.5 V to the V<sub>PP</sub> pin.
- (3) Provide the initial address.
- (4) Provide write data.
- (5) Provide 1-ms program pulse (active low) to the CE pin.
- (6) This data is now verified with a pulse (active low) to the OE pin. If the data has been written, proceed to step 8; if not, repeat steps 4 to 6. If the data cannot be correctly written after 25 attempts, go to step 7.
- (7) Classify as defective and stop write operation.
- (8) Provide write data and supply program pulse (for additional writing) for 3 ms times the number of writes performed in steps 5.
- (9) Increment the address.
- (10) Repeat steps 4 to 9 until the end address.


### **PROM Read Procedure**

- Fix the RESET pin to a low level, and apply + 12.5 V to the NMI pin.
- (2) Input the address of the data to be read to pins A<sub>0</sub> - A<sub>14</sub>.
- (3) Read mode is entered with a pulse (active low) on both the CE and OE pins.
- (4) Data is output to the D<sub>0</sub> to D<sub>7</sub> Pins.



## **PROM Timing Diagrams**

## PROM Write Mode





## **PROM Timing Diagrams**

## PROM Read Mode

