



MOTOROLA

MC14000UB


DUAL 3-INPUT "NOR" GATE PLUS INVERTER

The MC14000UB dual 3-input NOR gate plus inverter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Pin-for-Pin Replacement for CD4000UB

CMOS SSI

(LOW POWER COMPLEMENTARY MOS)
DUAL 3-INPUT "NOR" GATE PLUS INVERTER



L SUFFIX
 CERAMIC PACKAGE
 CASE 632

P SUFFIX
 PLASTIC PACKAGE
 CASE 646

ORDERING INFORMATION

A Series: -55°C to +125°C
 MC14XXUBAL (Ceramic Package Only)


C Series: -40°C to +85°C
 MC14XXUBCP (Plastic Package)
 MC14XXUBCL (Ceramic Package)

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C


*Maximum Ratings are those values beyond which damage to the device may occur.
 †Temperature Derating: Plastic "P" Package - 12mW/°C from 65°C to 85°C
 Ceramic "L" Package - 12mW/°C from 100°C to 125°C

LOGIC DIAGRAM




V_{DD} = Pin 14
 V_{SS} = Pin 7

CIRCUIT SCHEMATIC



PIN ASSIGNMENT



NC = NO CONNECTION

6

MC14000UB

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	"0" Level V _{OL}	5.0	---	0.05	---	0	0.05	---	0.05	Vdc
		10	---	0.05	---	0	0.05	---	0.05	
		15	---	0.05	---	0	0.05	---	0.05	
	"1" Level V _{OH}	5.0	4.95	---	4.95	5.0	---	4.95	---	Vdc
		10	9.95	---	9.95	10	---	9.95	---	
		15	14.95	---	14.95	15	---	14.95	---	
Input Voltage (V _O = 4.5 Vdc) (V _O = 9.0 Vdc) (V _O = 13.5 Vdc)	"0" Level V _{IL}	5.0	---	1.0	---	2.25	1.0	---	1.0	Vdc
		10	---	2.0	---	4.50	2.0	---	2.0	
		15	---	2.5	---	6.75	2.5	---	2.5	
	"1" Level V _{IH}	5.0	4.0	---	4.0	2.75	---	4.0	---	Vdc
		10	8.0	---	8.0	5.50	---	8.0	---	
		15	12.5	---	12.5	8.25	---	12.5	---	
Output Drive Current (AL Device)	Source I _{OH}	5.0	-1.2	---	-1.0	-1.7	---	-0.7	---	mAdc
		5.0	-0.25	---	-0.2	-0.36	---	-0.14	---	
		10	-0.62	---	-0.5	-0.9	---	-0.35	---	
	Sink I _{OL}	5.0	0.64	---	0.51	0.88	---	0.36	---	mAdc
		10	1.6	---	1.3	2.25	---	0.9	---	
		15	4.2	---	3.4	8.8	---	2.4	---	
Output Drive Current (CL/CP Device)	Source I _{OH}	5.0	-1.0	---	-0.8	-1.7	---	-0.6	---	mAdc
		5.0	-0.2	---	-0.16	-0.36	---	-0.12	---	
		10	-0.5	---	-0.4	-0.9	---	-0.3	---	
	Sink I _{OL}	5.0	0.52	---	0.44	0.88	---	0.36	---	mAdc
		10	1.3	---	1.1	2.25	---	0.9	---	
		15	3.6	---	3.0	8.8	---	2.4	---	
Input Current (AL Device)	I _{in}	15	---	±0.1	---	±0.00001	±0.1	---	±1.0	μAdc
Input Current (CL/CP Device)	I _{in}	15	---	±0.3	---	±0.00001	±0.3	---	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	---	---	---	---	5.0	7.5	---	---	pF
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	---	0.25	---	0.0005	0.25	---	7.5	μAdc
		10	---	0.5	---	0.0010	0.5	---	15	
		15	---	1.0	---	0.0015	1.0	---	30	
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	---	1.0	---	0.0005	1.0	---	7.5	μAdc
		10	---	2.0	---	0.0010	2.0	---	15	
		15	---	4.0	---	0.0015	4.0	---	30	
Total Supply Current**† (Dynamic plus Quiescent, Per Gate, C _L = 50 pF)	I _T	5.0	I _T = (0.3 μA/kHz) f + I _{DD} 'N							μAdc
		10	I _T = (0.6 μA/kHz) f + I _{DD} 'N							
		15	I _T = (0.8 μA/kHz) f + I _{DD} 'N							

*T_{low} = 55°C for AL Device, -40°C for CL/CP Device.

T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ V/k}$$

where: I_T is in μH (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001 × the number of exercised gates per package.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC1400UB


SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	t_{TLH}	5.0 10 15	— — —	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{THL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time $t_{pLH}, t_{pHL} = (1.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{pLH}, t_{pHL} = (0.66 \text{ ns/pF}) C_L + 22 \text{ ns}$ $t_{pLH}, t_{pHL} = (0.50 \text{ ns/pF}) C_L + 15 \text{ ns}$	t_{pLH}, t_{pHL}	5.0 10 15	— — —	115 55 40	230 110 80	ns

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

FIGURE 1 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



6

FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE

