

**Document Title**

**Multi-Chip Package MEMORY**  
**128M Bit (16Mx8) Nand Flash Memory / 64M Bit (4Mx16) UfRAM \*2**

**Revision History**

<b><u>Revision No.</u></b>	<b><u>History</u></b>	<b><u>Draft Date</u></b>	<b><u>Remark</u></b>
0.0	Initial draft.	May 29, 2002	Preliminary
0.1	Revise - Change UfRAM output load(C <sub>L</sub> ) from 50pF to 80pF	July 4, 2002	Preliminary
0.2	Revise - Change UfRAM Operating Current(I <sub>cc1</sub> ) from 5mA to 7mA	October 21, 2002	Preliminary
1.0	Finalize	January 10, 2003	Final

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.

**Multi-Chip Package MEMORY****128M Bit (16Mx8) Nand Flash Memory / 64M Bit (4Mx16) UtRAM \*2****FEATURES**

- Power Supply Voltage
  - Flash : 2.7 ~ 3.6V
  - UtRAM : 2.3 ~ 2.7V(In Battery Backup Mode, Max. Vcc = 3.1V)
- Organization
  - Flash : (16M + 512K)bit x 8bit
  - UtRAM : 4M x 16 bit(Each component)
- Access Time
  - Flash : Random Access : 10us(Max.),  
Serial Page Access : 50ns(Min.)
  - UtRAM : 80ns
- Power Consumption (typical value)
  - Flash Read Current : 10 mA(@20MHz)
  - Program/Eraser Current : 10 mA
  - Standby Current : 10  $\mu$ A
  - UtRAM Operating Current : 35mA
  - Standby Current : 80 $\mu$ A(per 1 UtRAM)
- Flash Automatic Program and Erase
  - Page Program : (512 + 16)Byte
  - Block Erase : (16K + 512)Byte
- Flash Fast Write Cycle Time
  - Program time : 200us(Typ.)
  - Block Erase Time : 2ms(Typ.)
- UtRAM Support 16Mb Partial Refresh
- Flash Endurance : 100,000 Program/Eraser Cycles Minimum
- Flash Data Retention : 10 years
- Operating Temperature : -25°C ~ 85°C
- Package : 111 - ball TBGA Type - 10 x 11mm, 0.8 mm pitch

**GENERAL DESCRIPTION**

The KAE00C400M is a Multi Chip Package Memory which combines 128Mbit Nand Flash and two 64Mbit Unit Transistor CMOS RAM.


128Mbit Flash memory is organized as 16M x8 bit and 64Mbit UtRAM is organized as 4M x16 bit. In 128Mb NAND Flash a 528-byte page program can be typically achieved within 200us and an 16K-byte block erase can be typically achieved within 2ms. In serial read operation, a byte can be read by 50ns. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 16 bytes of a page combined with the other 512 bytes can be utilized by system-level ECC.

The 64Mbit UtRAM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports partial refresh mode for low standby current.

The KAE00C400M is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption.

This device is available in 111-ball TBGA Type.

PIN CONFIGURATION



111-TBGA: Top View (Ball Down)

**PIN DESCRIPTION**

Ball Name	Description	Ball Name	Description
A <sub>0</sub> to A <sub>21</sub>	Address Input Balls (UfRAM)	CLE	Command Latch Enable (Flash Memory)
DQ <sub>0F</sub> to DQ <sub>7F</sub>	Command, Address, Data Input/Output Balls (Flash Memory)	R/B	Ready/Busy (Flash Memory)
		PR <sub>1</sub>	Partial Refresh (UfRAM1)
DQ <sub>0u</sub> to DQ <sub>15u</sub>	Data Input/Output Balls (UfRAM)	PR <sub>2</sub>	Partial Refresh (UfRAM2)
WP	Write Protection (Flash Memory)	CE	Chip Enable (Flash Memory)
VCCF	Power Supply (Flash Memory)	CS <sub>1u</sub>	Chip Select (UfRAM1)
Vccu1	Power Supply (UfRAM1)	CS <sub>2u</sub>	Chip Select (UfRAM2)
Vccu2	Power Supply (UfRAM2)	WE <sub>F</sub>	Write Enable (Flash Memory)
Vccqu1	Data Out Power (UfRAM1)	WE <sub>u</sub>	Write Enable (UfRAM)
Vccqu2	Data Out Power (UfRAM2)	OE	Output Enable (UfRAM)
Vss	Ground (Common)	RE	Read Enable (Flash Memory)
UB	Upper Byte Enable (UfRAM)	NC	No Connection
LB	Lower Byte Enable (UfRAM)	DNU	Do Not Use
ALE	Address Latch Enable (Flash Memory)		

**ORDERING INFORMATION**




Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. Flash ARRAY ORGANIZATION



	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7	
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7	<b>Column Address</b>
2nd Cycle	A9	A10	A11	A12	A13	A14	A15	A16	<b>Row Address</b>
3rd Cycle	A17	A18	A19	A20	A21	A22	A23	*L	<b>(Page Address)</b>

**NOTE :** Column Address : Starting Address of the Register.

00h Command(Read) : Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

\* A8 is set to "Low" or "High" by the 00h or 01h Command.

\* L must be set to "Low"

## NAND FLASH PRODUCT INTRODUCTION

The Flash Memory is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528 columns. Spare 16 columns are located in 512 to 527 column address. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected like NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed by one NAND structures, totaling 8448 NAND structures of 16 cells. The array organization is shown in Figure 2. Program and read operations are executed on a page basis, while erase operation is executed on a block basis. The memory array consists of 1024 blocks, and a block is separately erasable by 16K-byte unit. It indicates that the bit by bit erase operation is prohibited on the Flash Memory.

The Flash Memory has addresses multiplexed with 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except Page Program command and Block Erase command which require two cycles: one cycle for setup and another for execution. The 16M byte physical space requires 24 addresses, thereby requiring three cycles for byte-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following required command input. In Block Erase operation, however, only two row address cycles are used. Device operations are selected by writing specific commands into command register. Table 1 defines the specific commands of the Flash Memory.

**Table 1. COMMAND SETS**

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h/01h <sup>(1)</sup>	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	O
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	O

**NOTE:** 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on the 2nd half of register by the 01h command, the start pointer is automatically moved to the 1st half register(00h) on the next cycle.

Table 2. FLASH MEMORY OPERATIONS TABLE

CLE	ALE	CE	WE <sub>F</sub>	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Data Output	
X	X	X	X	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X <sup>(1)</sup>	X	X	X	L	Write Protect	
X	X	H	X	X	0V/V <sub>CC</sub> <sup>(2)</sup>	Stand-by	

NOTE : 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.  
 2. WP should be biased to CMOS high or CMOS low for standby.

Table 3. U<sub>t</sub>RAM OPERATIONS TABLE

$\overline{CSi}$ <sup>(2)</sup>	$\overline{PRi}$ <sup>(2)</sup>	$\overline{OE}$	$\overline{WEu}$	$\overline{LB}$	$\overline{UB}$	DQ <sub>0-7</sub>	DQ <sub>8-15</sub>	Mode	Power
H	H	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Standby
L	H	X <sup>(1)</sup>	X <sup>(1)</sup>	H	H	High-Z	High-Z	Deselected	Standby
X <sup>(1)</sup>	L	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Partial Refresh
L	H	H	H	L	X <sup>(1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X <sup>(1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X <sup>(1)</sup>	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X <sup>(1)</sup>	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X <sup>(1)</sup>	L	L	L	Din	Din	Word Write	Active


1. X means don't care.(Must be low or high state)  
 2. i = 1 or 2.  
 When CS<sub>1u</sub> is active,  $\overline{CS2u}$  must be standby. and when  $\overline{CS2u}$  is active,  $\overline{CS1u}$  must be standby.

**FLASH MEMORY OPERATION**  
**PAGE READ**

Upon initial device power up, the device status is initially Read1 command(00h) latched. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operation are available : random read, serial page read. The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than 10μs(tR). The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out by sequential RE pulse of 50n period cycle. High to low transitions of the RE clock take out the data from the selected column address up to the last column address.


Read1 and Read2 commands determine pointer which selects either main area or spare area. The spare area(512 to 527 bytes) may be selectively accessed by writing the Read2 command. Addresses A0 to A3 set the starting address of spare area while addresses A4 to A7 are ignored. To move the pointer back to the main area, Read1 command(00h/01h) is needed. Figures 3 through 8 show typical sequence and timing for each read operation. Figure 3,4 details the sequence.

**Figure 3. Read1 Operation**



\* After data access on 2nd half array by 01H command, the start pointer is automatically moved to 1st half array (00h) at next cycle.

Figure 4. Read2 Operation




**PAGE PROGRAM**

The device is programmed basically on a page basis, but it allows multiple partial page program of one byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page program operation within the same page without intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. Page program cycle consists of a serial data loading (up to 528 bytes of data) into the page register, and program of loaded data into the appropriate cell. Serial data loading can start in 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes. Serial data loading is executed by entering the Serial Data Input command (80h) and three cycle address input and then serial data loading. The bytes except those to be programmed need not to be loaded. The Page Program confirm command (10h) initiates the programming process. Writing 10h alone without previously entering 80h will not initiate program process. The internal write controller automatically executes the algorithms and timings necessary for program and verification, thereby freeing the CPU for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The CPU can detect the completion of a program cycle by monitoring the R/B output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is completed, the Write Status Bit (I/O 0) may be checked (Figure 5). The internal write verification detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 5 details the sequence.


Figure 5. Program & Read Status Operation



**BLOCK ERASE**

The Erase operation is done on a block(16K Bytes) basis. Block Erase is executed by entering Erase Setup command(60h) and 2 cycle block addresses and Erase Confirm command(D0h). Only address A14 to A23 is valid while A9 to A13 is ignored. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise condition. At the rising edge of WE after erase confirm command input, internal write controller handles erase and erase-verification. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 6 details the sequence.

**Figure 6. Block Erase Operation**



**READ STATUS**

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to command register, a read cycle takes out the content of the Status Register to the I/O pins on the falling edge of CE or RE. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.


**Table4. Read Status Register Definition**

DQ #	Status	Definition
DQ0	Program / Erase	"0" : Successful Program / Erase
		"1" : Error in Program / Erase
DQ1	Reserved for Future Use	"0"
DQ2		"0"
DQ3		"0"
DQ4		"0"
DQ5		"0"
DQ6	Device Operation	"0" : Busy                      "1" : Ready
DQ7	Write Protect	"0" : Protected                "1" : Not Protected

**READ ID**

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code (73h) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 7 shows the operation sequence.


**Figure 7. Read ID Operation**



**RESET**

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is already in reset state, new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 8 below.

**Figure 8. RESET Operation**




**Table5. Device Status**

	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command


**READY/BUSY**

The device has a  $\overline{R/B}$  output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The  $\overline{R/B}$  pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more  $\overline{R/B}$  outputs to be Or-tied. Because pull-up resistor value is related to  $t_r(\overline{R/B})$  and current drain during busy ( $i_{busy}$ ), an appropriate value can be obtained with the following reference chart (Fig 9). Its value can be determined by the following guidance.



**Figure 9. Rp vs tr ,tf & Rp vs ibusy**

@ Vcc = 3.3V, Ta = 25°C, CL = 100pF



**Rp value guidance**

$$R_{p(\min, 3.3V \text{ part})} = \frac{V_{cc(\text{Max.})} - V_{OL(\text{Max.})}}{I_{OL} + \Sigma I_L} = \frac{3.2V}{8mA + \Sigma I_L}$$


where  $I_L$  is the sum of the input currents of all devices tied to the  $\overline{R/B}$  pin.

$R_{p(\max)}$  is determined by maximum permissible limit of  $t_r$

**Data Protection & Powerup sequence**

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever  $V_{CC}$  is below about 1.3V.  $\overline{WP}$  pin provides hardware protection and is recommended to be kept at  $V_{IL}$  during power-up and power-down and recovery time of minimum  $1\mu s$  is required before internal circuit gets ready for any command sequences as shown in Figure 10. The two step command sequence for program/erase provides additional software protection.

**Figure 10. AC Waveforms for Power Transition**



**Flash ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V <sub>IN/OUT</sub>	-0.6 to + 4.6	V
	V <sub>CC</sub>	-0.6 to + 4.6	
Temperature Under Bias	T <sub>BIAS</sub>	-40 to +125	°C
Operating Temperature	T <sub>A</sub>	-25 to +85	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:**

- Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.  
Maximum DC voltage on input/output pins is V<sub>CC</sub>+0.3V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.
- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**U<sub>t</sub>RAM ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>**

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CC</sub> +0.3V	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-0.2 to 3.6V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Operating Temperature	T <sub>A</sub>	-25 to 85	°C
Storage temperature	T <sub>STG</sub>	-65 to 150	°C

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

**Flash RECOMMENDED OPERATING CONDITIONS** (Voltage reference to GND, T<sub>A</sub>=-25 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.7	3.3	3.6	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V

**U<sub>t</sub>RAM RECOMMENDED DC OPERATING CONDITIONS** (T<sub>A</sub>=-25 to 85°C, otherwise specified.)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	2.3	2.5	2.7 <sup>1)</sup>	V
Ground	V <sub>SS</sub>	0	0	0	V

- In Battery Backup Mode, Max. V<sub>CC</sub> = 3.1V

**Flash DC AND OPERATING CHARACTERISTICS**(Recommended operating conditions)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =0 to V <sub>CC</sub> (max)	-	-	±10	μA	
Output Leakage Current	I <sub>LO</sub>	V <sub>OUT</sub> =0 to V <sub>CC</sub> (max)	-	-	±10		
Operating Current	Sequential Read	I <sub>CC1</sub>	t <sub>RC</sub> =50ns, $\overline{CE}=V_{IL}$ I <sub>OUT</sub> =0mA	-	10	20	mA
	Program	I <sub>CC2</sub>	-	-	10	20	
	Erase	I <sub>CC3</sub>	-	-	10	20	
Input High Voltage	V <sub>IH</sub>	-	2.0	-	V <sub>CC</sub> +0.3	V	
Input Low Voltage, All inputs	V <sub>IL</sub>	-	-0.3	-	0.8		
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-400μA	2.4	-	-		
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	-	-	0.4		
Output Low Current(R/B)	I <sub>OL</sub> (R/B)	V <sub>OL</sub> =0.4V	8	10	-	mA	
Stand-by Current(TTL)	I <sub>SB1</sub>	$\overline{CE}=V_{IH}$ , $\overline{WP}=0V/V_{CC}$	-	-	1	mA	
Stand-by Current(CMOS)	I <sub>SB2</sub>	$\overline{CE}=V_{CC}-0.2$ , $\overline{WP}=0V/V_{CC}$	-	10	50	μA	

**U<sub>t</sub>RAM DC AND OPERATING CHARACTERISTICS** (Each component)

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ , $\overline{PR}=V_{IH}$ , $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Average operating current	I <sub>CC1</sub>	Cycle time=1μs, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS} \leq 0.2V$ , $\overline{PR} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	-	3	7	mA
	I <sub>CC2</sub>	Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, $\overline{CS}=V_{IL}$ , $\overline{PR}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	35	40	mA
Input high voltage	V <sub>IH</sub>	-	2.0	-	V <sub>CC</sub> +0.3 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	-	-0.3 <sup>3)</sup>	-	0.6	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.5mA	2.0	-	-	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.5mA	-	-	0.4	V
Standby Current(CMOS)	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC}-0.2V$ , $\overline{PR} \geq V_{CC}-0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	80	100	μA
Partial Refresh Current	I <sub>SBP</sub>	$\overline{PR} \leq 0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	50	60	μA


1. Typical values are tested at V<sub>CC</sub>=2.5V, T<sub>A</sub>=25°C and not guaranteed.

2. Overshoot: V<sub>CC</sub>+1.0V in case of pulse width ≤20ns.

3. Undershoot: -1.0V in case of pulse width ≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

STANDBY MODE STATE MACHINES(UtRAM)



STANDBY MODE CHARACTERISTIC(UtRAM)

Power Mode	Address	Memory Cell Data	Standby Current(µA)
Standby	00000h ~ 3FFFFFFh	Valid	100
Partial Refresh	00000h ~ 0FFFFFFh	Valid	60

CAPACITANCE (T<sub>A</sub> = 25 °C, f = 1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	C <sub>DQ</sub>	V <sub>IL</sub> =0V	-	20	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	20	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

VALID BLOCK(Flash)

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	N <sub>VB</sub>	1004	-	1024	Blocks

NOTE:

- The Flash memory may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. **Do not try to access these invalid blocks for program and erase.** Refer to the attached technical notes for a appropriate management of invalid blocks.
- The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

**Flash AC TEST CONDITION**

Parameter	Value
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL GATE and CL=50pF

**Flash Program/Erase Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	tPROG	-	200	500	μs
Number of Partial Program Cycles in the Same Page	Main Array	-	-	2	cycles
	Spare Array	-	-	3	cycles
Block Erase Time	tBERS	-	2	3	ms

**Flash AC Timing Characteristics for Command / Address / Data Input**

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	tCLH	10	-	ns
$\overline{\text{CE}}$ Setup Time	tCS	0	-	ns
$\overline{\text{CE}}$ Hold Time	tCH	10	-	ns
$\overline{\text{WE}}$ Pulse Width	tWP	25	-	ns
ALE Setup Time	tALS	0	-	ns
ALE Hold Time	tALH	10	-	ns
Data Setup Time	tDS	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	tWC	45	-	ns
$\overline{\text{WE}}$ High Hold Time	tWH	15	-	ns

**NOTE:** 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.


## Flash AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to $\overline{\text{RE}}$ Delay	tAR	10	-	ns
CLE to $\overline{\text{RE}}$ Delay	tCLR	10	-	ns
Ready to $\overline{\text{RE}}$ Low	tRR	20	-	ns
$\overline{\text{RE}}$ Pulse Width	tRP	25	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	100	ns
Read Cycle Time	tRC	50	-	ns
$\overline{\text{CE}}$ Access Time	tCEA	-	45	ns
$\overline{\text{RE}}$ Access Time	tREA	-	30	ns
$\overline{\text{RE}}$ High to Output Hi-Z	tRHZ	-	30	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	20	ns
$\overline{\text{RE}}$ or $\overline{\text{CE}}$ High to Output hold	tOH	15	-	ns
$\overline{\text{RE}}$ High Hold Time	tREH	15	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	tIR	0	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	60	-	ns
Device Resetting Time(Read/Program/Erase)	tRST	-	5/10/500 <sup>(1)</sup>	μs


**NOTE :**

1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.
2. To break the sequential read cycle, CE must be held high for longer time than tCEH.
3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.


Flash Command Latch Cycle




Flash Address Latch Cycle



Flash Input Data Latch Cycle




Flash Sequential Out Cycle after Read (CLE=L, WE=H, ALE=L)




NOTES : Transition is measured  $\pm 200\text{mV}$  from steady state voltage with load.  
This parameter is sampled and not 100% tested.


Flash Status Read Cycle




FLASH READ1 OPERATION (READ ONE PAGE)




FLASH READ2 OPERATION(READ ONE PAGE)




FLASH PAGE PROGRAM OPERATION



FLASH BLOCK ERASE OPERATION(ERASE ONE BLOCK)



FLASH MANUFACTURE & DEVICE ID READ OPERATION



**U $\epsilon$ RAM AC OPERATING CONDITIONS****TEST CONDITIONS**(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.1V


Output load: C<sub>L</sub>=80pF**U $\epsilon$ RAM AC CHARACTERISTICS**(V<sub>CC</sub>=2.3~2.7V, T<sub>A</sub>=-25 to 85°C)

Parameter List		Symbol	Speed		Units
			80ns		
			Min	Max	
Read	Read Cycle Time	t <sub>RC</sub>	80	-	ns
	Address Access Time	t <sub>AA</sub>	-	80	ns
	Chip Select to Output	t <sub>CO</sub>	-	80	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	35	ns
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	80	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	ns
	$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output	t <sub>BLZ</sub>	10	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	25	ns
	$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	25	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	ns
	Output Hold from Address Change	t <sub>OH</sub>	10	-	ns
Write	Write Cycle Time	t <sub>WC</sub>	80	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	70	-	ns
	Address Set-up Time	t <sub>AS</sub>	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	70	-	ns
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	70	-	ns
	Write Pulse Width	t <sub>WP</sub>	60	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	25	ns
	Data to Write Time Overlap	t <sub>DW</sub>	35	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	ns
	End Write to Output Low-Z	t <sub>OW</sub>	5	-	ns


1. The limitation in continuous write operation is up to 50 times. If you want to write continuously over 50 times, please refer to the technical note.

U<sub>t</sub>RAM TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{PR}=\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )




TIMING WAVEFORM OF READ CYCLE(2)( $\overline{PR}=\overline{WE}=V_{IH}$ )




(READ CYCLE)

1. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t<sub>HZ</sub>(Max.) is less than t<sub>LZ</sub>(Min.) both for a given device and from device to device interconnection.
3. The minimum read cycle(t<sub>RC</sub>) is determined by longer one of t<sub>RC1</sub> and t<sub>RC2</sub>.
4. t<sub>OE</sub>(max) is met only when  $\overline{OE}$  becomes enabled after t<sub>AA</sub>(max).


TIMING WAVEFORM OF WRITE CYCLE(1)( $\overline{WE}$  Controlled,  $\overline{PR}=V_{IH}$ )



TIMING WAVEFORM OF WRITE CYCLE(2)( $\overline{CS}$  Controlled,  $\overline{PR}=V_{IH}$ )




**TIMING WAVEFORM OF WRITE CYCLE(3)**( $\overline{UB}$ ,  $\overline{LB}$  Controlled,  $\overline{PR}=V_{IH}$ )



(WRITE CYCLE)

1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS}$  going low to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with  $\overline{CS}$  or  $\overline{WE}$  going high.


**TIMING WAVEFORM OF POWER UP(1)**



(POWER UP(1))

1. After  $V_{CC}$  reaches  $V_{CC(Min)}$  following power application, wait 200µs with  $\overline{CS}$  high and then toggle  $\overline{CS}$  low and commit Read Operation at least twice. Then you get into the normal operation.
2. Read operation should be executed by toggling  $\overline{CS}$  pin low.
3. The read operation must satisfy the specified  $t_{RC}$ .

**TIMING WAVEFORM OF POWER UP(2)**(No Dummy Cycle)



(POWER UP(2))

1. After  $V_{CC}$  reaches  $V_{CC(Min)}$  following power application, wait 200µs and wait another 300µs with  $\overline{CS}$  high if you don't want to commit dummy read cycle. After total 500µs wait, toggle  $\overline{CS}$  low, then you get into the normal mode.

## NAND Flash Technical Notes

### Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

### Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte(X8 device) or 1st & 6th word(X16 device) in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh(X8 device) or non-FFFFh(X16 device) data at the column address of 517(X8 device) or 256 and 261(X16 device). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 11). Any intentional erasure of the original invalid block information is prohibited.




Figure 11. Flow chart to create invalid block table.

**NAND Flash Technical Notes**


**Error in write or read operation**

Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, so you can execute block replacement on a page basis with a page sized buffer. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase --> Block Replacement
	Program Failure	Status Read after Program --> Block Replacement Read back ( Verify after Program) --> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction


**ECC** : Error Correcting Code --> Hamming Code etc.  
Example) 1bit correction & 2bit detection

**Figure 12. Flash Program flow chart**




**NAND Flash Technical Notes**

**Figure 13. Flash Erase Flow Chart**




**Figure 14. Flash Read Flow Chart**



**\*** : If erase operation results in an error, map out the failing block and replace it with another block.

**Figure 15. Flash Block Replacement**



- \* Step1  
When an error happens in the nth page of the Block 'A' during erase or program operation.
- \* Step2  
Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')
- \* Step3  
Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.
- \* Step4  
Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.


**NAND Flash Technical Notes**

**Pointer Operation of NAND Flash**

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power\_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.


**Table 6. Destination of the pointer**

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)




**Figure 16. Block Diagram of Pointer Operation**


**(1) Command input sequence for programming 'A' area**



**(2) Command input sequence for programming 'B' area**



**(3) Command input sequence for programming 'C' area**




**NAND Flash Technical Notes**


**System Interface Using CE don't-care.**

For an easier system interface,  $\overline{CE}$  may be inactive during data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and reading would provide significant saving in power consumption.

**Figure 17. Program Operation with CE don't-care.**



**Figure 18. Read Operation with CE don't-care.**



**TECHNICAL  
NOTE**

**U $\tau$ RAM USAGE AND TIMING**

**INTRODUCTION**

U $\tau$ RAM is based on single-transistor DRAM cells. As with any other DRAM, the data in these cells must be periodically refreshed to prevent data loss. What makes the U $\tau$ RAM unique is that it offers a true SRAM style interface that hides all refresh operations from the memory controller.

**START WITH A DRAM TECHNOLOGY**

The key point of U $\tau$ RAM is its high speed and low power. This high speed comes from the use of many small blocks such as 32Kbits each to create U $\tau$ RAM arrays. The small blocks have short word lines thus with little capacitance eliminating a major factor of operating current dissipation in conventional DRAM blocks.

Each independent macro-cell on a U $\tau$ RAM device consists of a number of these blocks. Each chip has one or more macro.

The address decoding logic is also fast. U $\tau$ RAM performs a complete read operation in every t<sub>RC</sub>, but U $\tau$ RAM needs power up sequence like DRAM.

**Power Up Sequence and Diagram**

1. Apply power.
2. Maintain stable power for a minium 200 $\mu$ s with  $\overline{CS}$ =high.
3. Issue read operation at least 2 times.




Figure 1.





Figure 2.



**DESIGN ACHIEVES SRAM SPECIFIC OPERATIONS**

The U $\tau$ RAM was designed to work just like an SRAM - without any waits or other overhead for precharging or refreshing its internal DRAM cells. SAMSUNG Electronics(SAMSUNG) hides these operations inside with advanced design technology - those are not to be seen from outside. Precharging takes place during every access, overlapped between the end of the cycle and the decoding portion of the next cycle.

Hiding refresh is more difficult. Every row in every block must be refreshed at least once during the refresh interval to prevent data loss. SAMSUNG provides an internal refresh controller for devices. When all accesses within refresh interval are directed to one macro-cell, as can happen in signal processing applications, a more sophisticated approach is required to hide refresh. The pseudo SRAM is sometimes used on these applications, which requires a memory controller that can hold off accesses when a refresh operation is needed. SAMSUNG's unique qualitative advantage over these parts(in addition to quantitative improvements in access speed and power consumption) is that the U $\tau$ RAM never need to hold off accesses, and indeed it has no hold off signal. The circuitry that gives SAMSUNG this advantage is fairly simple but has not previously been disclosed.


**AVOID TIMING**

Following figures show you an abnormal timing which is not supported on U $\tau$ RAM and its solution.

If your system has a timing which sustains invalid states over 4 $\mu$ s at read mode like Figure 1, there are some guide lines for proper operation of U $\tau$ RAM.

When your system has multiple invalid address signals shorter than t<sub>RC</sub> on the timing shown in Figure 1, U $\tau$ RAM needs a normal read timing(t<sub>RC</sub>) during that cycle(Figure 2) or needs to toggle  $\overline{CS}$  once to 'high' for about 't<sub>RC</sub>'(Figure 3).

Figure 3.



Write operation has similar restriction to Read operation. If your system has a timing which sustains invalid states over 4µs at write mode and has continuous write signals with length of Min. tWC over 4µs like Figure 4, you must toggle WE once to high

and make it stay high at least for tRC every 4µs or toggle CS once to high for about tRC.

Figure 4.




Figure 5.





Figure 6.



PACKAGE DIMENSION

111-Ball Tape Ball Grid Array Package (measured in millimeters)

