Document Title

256Kx36-Bit Pipelined N*t*RAM^{TM}

Revision History

Rev. No.	History	Draft Date	Remark
0.0	1. Initial document.	June. 09. 1998	Preliminary
0.1	1. Changed DC parameters I_{CC}; from 450mA to 420mA at 150MHZ. I_{SB1}; from 10mA to 20mA, I_{SB2}; from 10mA to 20mA.	Aug. 19. 1998	Preliminary
0.2	1. Changed t_{CD} from 4.0ns to 4.2ns at -75 2. Changed DC condition at Icc and parameters I_{SB1}; from 20mA to 30mA, I_{SB2}; from 20mA to 30mA.	Sep. 09. 1998	Preliminary
0.3	1. ADD 119BGA(7x17 Ball Grid Array Package) . 2. ADD x32 organization.	Oct. 15. 1998	Preliminary
0.4	Changed V_{OL} Max value from 0.2V to 0.4V at 2.5V I/O.	Dec. 23 .1998	Preliminary
1.0	1. Final Spec Release. 2. Remove x32 organization.	Jan. 29. 1999	Final
2.0	1. Remove V_{DDQ} Supply voltage(2.5V I/O)	Feb. 25. 1999	Final
3.0	1. Add V_{DDQ} Supply voltage(2.5V I/O)	May. 13. 1999	Final

SAMSUNG
ELECTRONICS

May 1999
Rev 3.0

256Kx36-Bit Pipelined N*t*RAM™

FEATURES

- 3.3V+0.165V/-0.165V Power Supply.
- I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O
  or 2.5V+0.4V/-0.125V for 2.5V I/O.
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data
  contention only for TQFP.
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- 100-TQFP-1420A /119BGA(7x17 Ball Grid Array Package).

FAST ACCESS TIMES

PARAMETER	Symbol	-15	-13	-10	Unit
Cycle Time	t_{CYC}	6.7	7.5	10	ns
Clock Access Time	t_{CD}	3.8	4.2	5.0	ns
Output Enable Access Time	t_{OE}	3.8	4.2	5.0	ns

GENERAL DESCRIPTION

The K7N803601M is 9,437,184 bits Synchronous Static SRAMs.

The N*t*RAM™, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low".

Asynchronous inputs include the sleep mode enable(ZZ).

Output Enable controls the outputs at any given time.

Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation

and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The K7N803601M is implemented with SAMSUNG′s high performance CMOS technology and is available in 100pin TQFP and 119BGA packages. Multiple power and ground pins minimize ground bounce.

LOGIC BLOCK DIAGRAM

SAMSUNG
ELECTRONICS

May 1999
Rev 3.0

PIN CONFIGURATION(TOP VIEW)

100 Pin TQFP
(20mm x 14mm)
K7N803601M(256Kx36)

PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A_0 - A_{17}	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,81 82,83,99,100	V_{DD} V_{SS} N.C.	Power Supply(+3.3V) Ground No Connect	14,15,16,41,65,66,91 17,40,67,90 38,39,42,43,84
ADV	Address Advance/Load	85			
WE	Read/Write Control Input	88	DQa_0~a_7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQb_0~b_7		68,69,72,73,74,75,78,79
CKE	Clock Enable	87	DQc_0~c_7		2,3,6,7,8,9,12,13
CS_1	Chip Select	98	DQd_0~d_7		18,19,22,23,24,25,28,29
CS_2	Chip Select	97	$DQPa$~P_d		51,80,1,30
$\overline{CS_2}$	Chip Select	92			
BWx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	V_{DDQ}	Output Power Supply (3.3V or 2.5V)	4,11,20,27,54,61,70,77
OE	Output Enable	86			
ZZ	Power Sleep Mode	64	V_{SSQ}	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

Notes : 1. The pin 84 is reserved for address bit for the 16Mb NtRAM.
2. A_0 and A_1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

SAMSUNG
ELECTRONICS

119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7N803601M(256Kx36)

	1	2	3	4	5	6	7
A	V_{DDQ}	A	A	NC	A	A	V_{DDQ}
B	NC	CS_2	A	$\overline{CKE}$	A	A	NC
C	NC	A	A	V_{DD}	A	A	NC
D	DQc	DQPc	V_{SS}	NC	V_{SS}	DQPb	DQb
E	DQc	DQc	V_{SS}	$\overline{CS_1}$	V_{SS}	DQb	DQb
F	V_{DDQ}	DQc	V_{SS}	$\overline{OE}$	V_{SS}	DQb	V_{DDQ}
G	DQc	DQc	$\overline{BWc}$	ADV	$\overline{BWb}$	DQb	DQb
H	DQc	DQc	V_{SS}	NC	V_{SS}	DQb	DQb
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQd	DQd	V_{SS}	CLK	V_{SS}	DQa	DQa
L	DQd	DQd	$\overline{BWd}$	NC	$\overline{BWa}$	DQa	DQa
M	V_{DDQ}	DQd	V_{SS}	$\overline{WE}$	V_{SS}	DQa	V_{DDQ}
N	DQd	DQd	V_{SS}	A_1*	V_{SS}	DQa	DQa
P	DQd	DQPd	V_{SS}	A_0*	V_{SS}	DQPa	DQa
R	NC	A	$\overline{LBO}$	V_{DD}	NC	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}

Note :   * A_0 and A_1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
A	Address Inputs	V_{DD}	Power Supply
		V_{SS}	Ground
A_0,A_1	Burst Address Inputs		
$\overline{ADV}$	Address Advance/Load	N.C.	No Connect
$\overline{WE}$	Read/Write Control Input		
CLK	Clock	DQa	Data Inputs/Outputs
$\overline{CKE}$	Clock Enable	DQb	Data Inputs/Outputs
$\overline{CS_1}$	Chip Select	DQc	Data Inputs/Outputs
CS_2	Chip Select	DQd	Data Inputs/Outputs
$\overline{BWx}$	Byte Write Inputs	DQPa~Pd	Data Inputs/Outputs
(x=a,b,c,d)			
		V_{DDQ}	Power Supply
$\overline{OE}$	Output Enable		
ZZ	Power Sleep Mode		
$\overline{LBO}$	Burst Mode Control		

FUNCTION DESCRIPTION

The K7N803601M is N*t*RAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.
All inputs (with the exception of $\overline{OE}$, $\overline{LBO}$ and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable($\overline{CKE}$) pin allows the operation of the chip to be suspended as long as necessary. When $\overline{CKE}$ is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

N*t*RAM™ latches external address and initiates a cycle, when $\overline{CKE}$, ADV are driven to low and all three chip enables($\overline{CS_1}$, CS_2, $\overline{CS_2}$) are active .
Output Enable($\overline{OE}$) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, $\overline{CKE}$ is driven low, all three chip enables($\overline{CS_1}$, CS_2, $\overline{CS_2}$) are active, the write enable input signals $\overline{WE}$ are driven high, and ADV driven low.The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation $\overline{OE}$ must be driven low for the device to drive out the requested data.

Write operation occurs when $\overline{WE}$ is driven low at the rising edge of the clock. BW[d:a] can be used for byte write operation. The pipe-lined N*t*RAM™ uses a late-late write cycle to utilize 100% of the bandwidth.
At the first rising edge of the clock, $\overline{WE}$ and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion.
The burst sequence is determined by the state of the $\overline{LBO}$ pin. When this pin is low, linear burst sequence is selected.
And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, $\overline{LBO}$=High)

| $\overline{LBO}$ PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A_1	A_0	A_1	A_0	A_1	A_0	A_1	A_0
First Address		0	0	0	1	1	0	1	1
↓		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Linear Burst, $\overline{LBO}$=Low)

$\overline{LBO}$ PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A_1	A_0	A_1	A_0	A_1	A_0	A_1	A_0
First Address		0	0	0	1	1	0	1	1
↓		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

Note : 1. $\overline{LBO}$ pin must be tied to High or Low, and Floating State must not be allowed.

SAMSUNG
ELECTRONICS

STATE DIAGRAM FOR N*t*RAM^{TM}

COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes : 1. An IGNORE CLOCK EDGE cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.
2. States change on the rising edge of the clock(CLK)

TRUTH TABLES
SYNCHRONOUS TRUTH TABLE

$\overline{CS_1}$	CS₂	$\overline{CS_2}$	ADV	$\overline{WE}$	$\overline{BWx}$	$\overline{OE}$	$\overline{CKE}$	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	L	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	H	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	H	L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	X	X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	H	L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	X	X	H	X	X	H	L	↑	Next Address	Dummy Read
L	H	L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	X	X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	H	L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	X	X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	X	X	H	↑	Current Address	Ignore Clock

Notes : 1. X means "Don't Care".   2. The rising edge of clock is symbolized by (↑).
3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.
4. $\overline{WRITE}$ = L means Write operation in WRITE TRUTH TABLE.
$\overline{WRITE}$ = H means Read operation in WRITE TRUTH TABLE.
5. Operation finally depends on status of asynchronous input pins(ZZ and $\overline{OE}$).

WRITE TRUTH TABLE(x36)

$\overline{WE}$	$\overline{BWa}$	$\overline{BWb}$	$\overline{BWc}$	$\overline{BWd}$	OPERATION
H	X	X	X	X	READ
L	L	H	H	H	WRITE BYTE a
L	H	L	H	H	WRITE BYTE b
L	H	H	L	H	WRITE BYTE c
L	H	H	H	L	WRITE BYTE d
L	L	L	L	L	WRITE ALL BYTEs
L	H	H	H	H	WRITE ABORT/NOP

Notes : 1. X means "Don't Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	$\overline{OE}$	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes

1. X means "Don′t Care".
2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{DD} Supply Relative to V_{SS}	V_{DD}	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V_{SS}	V_{IN}	-0.3 to 4.6	V
Power Dissipation	P_{D}	1.6	W
Storage Temperature	T_{STG}	-65 to 150	°C
Operating Temperature	T_{OPR}	0 to 70	°C
Storage Temperature Range Under Bias	T_{BIAS}	-10 to 85	°C

*Notes : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS at 3.3V I/O$(0°C \leq T_{A} \leq 70°C)$

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V_{DD}	3.135	3.3	3.465	V
	V_{DDQ}	3.135	3.3	3.465	V
Ground	V_{SS}	0	0	0	V

OPERATING CONDITIONS at 2.5V I/O$(0°C \leq T_{A} \leq 70°C)$

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V_{DD}	3.135	3.3	3.465	V
	V_{DDQ}	2.375	2.5	2.9	V
Ground	V_{SS}	0	0	0	V

CAPACITANCE*$(T_{A}=25°C, f=1MHz)$

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	C_{IN}	$V_{IN}=0V$	-	6	pF
Output Capacitance	C_{OUT}	$V_{OUT}=0V$	-	8	pF

*Note : Sampled not 100% tested.

SAMSUNG
ELECTRONICS

DC ELECTRICAL CHARACTERISTICS(V_{DD}=3.3V+0.165V/-0.165V, T_A=0°C to +70°C)

DC ELECTRICAL CHARACTERISTICS(V_{DD}=3.3V+0.165V/-0.165V, T_A=0°C to +70°C)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	I_{IL}	V_{DD}=Max ; V_{IN}=V_{SS} to V_{DD}		-2	+2	µA	
Output Leakage Current	I_{OL}	Output Disabled, V_{out}=V_{SS} to V_{DDQ}		-2	+2	µA	
Operating Current	I_{CC}	Device Selected, I_{OUT}=0mA, $ZZ \le V_{IL}$, Cycle Time $\ge$ t_{CYC} Min	-15	-	420	mA	1,2
			-13	-	370		
			-10	-	300		
Standby Current	I_{SB}	Device deselected, I_{OUT}=0mA, $ZZ \le V_{IL}$, f=Max, All Inputs≤0.2V or ≥ V_{DD}-0.2V	-15	-	80	mA	
			-13	-	70		
			-10	-	60		
	I_{SB1}	Device deselected, I_{OUT}=0mA, ZZ≤0.2V, f=0, All Inputs=fixed (V_{DD}-0.2V or 0.2V)		-	30	mA	
	I_{SB2}	Device deselected, I_{OUT}=0mA, ZZ≥V_{DD}-0.2V, f=Max, All Inputs$\le V_{IL}$ or $\ge V_{IH}$		-	30	mA	
Output Low Voltage(3.3V I/O)	V_{OL}	I_{OL}=8.0mA		-	0.4	V	
Output High Voltage(3.3V I/O)	V_{OH}	I_{OH}=-4.0mA		2.4	-	V	
Output Low Voltage(2.5V I/O)	V_{OL}	I_{OL}=1.0mA		-	0.4	V	
Output High Voltage(2.5V I/O)	V_{OH}	I_{OH}=-1.0mA		2.0	-	V	
Input Low Voltage(3.3V I/O)	V_{IL}			-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	V_{IH}			2.0	V_{DD}+0.5**	V	3
Input Low Voltage(2.5V I/O)	V_{IL}			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	V_{IH}			1.7	V_{DD}+0.5**	V	3

Notes : 1. Reference AC Operating Conditions and Characteristics for input and timing.
2. Data states are all zero.
3. In Case of I/O Pins, the Max. V_{IH}=V_{DDQ}+0.3V

20% t_{CYC}(MIN)

TEST CONDITIONS
(V_{DD}=3.3V+0.165V/-0.165V,V_{DDQ}=3.3V+0.165/-0.165V or V_{DD}=3.3V+0.165V/-0.165V,V_{DDQ}=2.5V+0.4V/-0.125V, T_A=0to70°C)

| Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)	1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	V_{DDQ}/2
Output Load	See Fig. 1

Output Load(A)

Output Load(B),
(for t$_{LZC}$, t$_{LZOE}$, t$_{HZOE}$ & t$_{HZC}$)

Dout

RL=50Ω

Zo=50Ω

VL=1.5V for 3.3V I/O
V$_{DDQ}$/2 for 2.5V I/O

+3.3V for 3.3V I/O
/+2.5V for 2.5V I/O

319Ω / 1667Ω

Dout

353Ω / 1538Ω

5pF*

* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS(V$_{DD}$=3.3V+0.165V/-0.165V, T$_A$=0 to 70°C)

PARAMETER	SYMBOL	-15		-13		-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	t$_{CYC}$	6.7	-	7.5	-	10.0	-	ns
Clock Access Time	t$_{CD}$	-	3.8	-	4.2	-	5.0	ns
Output Enable to Data Valid	t$_{OE}$	-	3.8	-	4.2	-	5.0	ns
Clock High to Output Low-Z	t$_{LZC}$	1.5	-	1.5	-	1.5	-	ns
Output Hold from Clock High	t$_{OH}$	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	t$_{LZOE}$	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	t$_{HZOE}$	-	3.0	-	3.5	-	3.5	ns
Clock High to Output High-Z	t$_{HZC}$	-	3.0	-	3.5	-	3.5	ns
Clock High Pulse Width	t$_{CH}$	2.5	-	3.0	-	3.0	-	ns
Clock Low Pulse Width	t$_{CL}$	2.5	-	3.0	-	3.0	-	ns
Address Setup to Clock High	t$_{AS}$	1.5	-	1.5	-	1.5	-	ns
$\overline{CKE}$ Setup to Clock High	t$_{CES}$	1.5	-	1.5	-	1.5	-	ns
Data Setup to Clock High	t$_{DS}$	1.5	-	1.5	-	1.5	-	ns
Write Setup to Clock High ($\overline{WE}$, $\overline{BW}$X)	t$_{WS}$	1.5	-	1.5	-	1.5	-	ns
Address Advance Setup to Clock High	t$_{ADVS}$	1.5	-	1.5	-	1.5	-	ns
Chip Select Setup to Clock High	t$_{CSS}$	1.5	-	1.5	-	1.5	-	ns
Address Hold from Clock High	t$_{AH}$	0.5	-	0.5	-	0.5	-	ns
$\overline{CKE}$ Hold from Clock High	t$_{CEH}$	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	t$_{DH}$	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High ($\overline{WE}$, $\overline{BWE}$X)	t$_{WH}$	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	t$_{ADVH}$	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	t$_{CSH}$	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	t$_{PDS}$	2	-	2	-	2	-	cycle
ZZ Low to Power Up	t$_{PUS}$	2	-	2	-	2	-	cycle

Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and $\overline{CS}$ is sampled
low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
3. A write cycle is defined by $\overline{WE}$ low having been registered into the device at ADV Low, A Read cycle is defined by $\overline{WE}$ High with ADV Low,
Both cases must meet setup and hold times.
4. To avoid bus contention, At a given voltage and temperature t$_{CLZ}$ is more than t$_{HZC.}$
The specs as shown do not imply bus contention because t$_{CLZ}$ is a Min. parameter that is worst case at totally different test conditions
(0°C,3.465V) than t$_{CHZ}$, which is a Max. parameter(worst case at 70°C,3.135V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

SLEEP MODE

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2}. The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z

The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High, I_{SB2} is guaranteed after the time t_{ZZI} is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. similarly, when exiting SLEEP MODE during t_{PUS}, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

SLEEP MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	ZZ ≥ V$_{IH}$	I$_{SB2}$		10	mA
ZZ active to input ignored		t$_{PDS}$	2		cycle
ZZ inactive to input sampled		t$_{PUS}$	2		cycle
ZZ active to SLEEP current		t$_{ZZI}$		2	cycle
ZZ inactive to exit SLEEP current		t$_{RZZI}$	0		

SLEEP MODE WAVEFORM

DON'T CARE

* Please refer to attached timing diagram 5.