

## DRAM

## 4 MEG x 1 DRAM

**FAST PAGE MODE** 

#### **FEATURES**

ODTIONS

- Industry standard x1 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN

MADIZINIC

• FAST PAGE MODE access cycle


OPTIONS	MAKKING
<ul> <li>Timing</li> </ul>	
60ns access	-6
70ns access	-7
80ns access	-8
• Packages	
Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)**	TG
Plastic ZIP (350 mil)	Z

NOTE: Available in die form (commercial or military) or military ceramic packages. Please consult factory for die data sheets or refer to Micron's *Military Data Book*.

- Operating Temperature, T<sub>A</sub>
   Commercial (0°C to +70°C)
   Industrial (-40°C to +85°C)
   IT
- Part Number Example: MT4C1004IDI-6

#### GENERAL DESCRIPTION

The MT4C1004J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time.  $\overline{RAS}$  is used to latch the first 11 bits and  $\overline{CAS}$  the latter 11 bits. READ and WRITE cycles are selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin remains open (High-Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as  $\overline{CAS}$  remains LOW



(regardless of  $\overline{
m WE}$  or  $\overline{
m RAS}$ ). This late  $\overline{
m WE}$  pulse results in a READ-WRITE cycle.


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the

RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS (CBR), or HIDDEN refresh) so that all 1,024 combinations of RAS

addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR cycle will invoke the internal refresh counter for automatic  $\overline{RAS}$  addressing.

### FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



\*NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE)
CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

### TRUTH TABLE

MICHON

					ADDRESSES		SES DATA	
FUNCTION		RAS	CAS	WE	¹R	¹C	D (Data In)	Q (Data Out)
Standby		Н	H→X	Х	Х	Х	Don't Care	High-Z
READ		L	L	Н	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Data In	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	Don't Care	Data Out
READ	2nd Cycle	L	H→L	Н	n/a	COL	Don't Care	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data In	Data Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data In	Data Out
RAS-ONLY REFRES	Н	L	Н	Х	ROW	n/a	Don't Care	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Don't Care	Data Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data In	High-Z
CAS-BEFORE-RAS	REFRESH	H→L	L	Н	Х	Х	Don't Care	High-Z

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Pin Relative to Vss	1V to +7V
Operating Temperature, TA (Ambient).	0°C to +70°C
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	Vін	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8		1
INPUT LEAKAGE CURRENT Any Input 0V ≤ V <sub>I</sub> N ≤ 6.5V (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		٧	
Output Low Voltage (Iout = 4.2mA)	Vol		0.4	V	

			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	loc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	lcc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V <sub>IL</sub> , CAS, Address Cycling: <sup>t</sup> PC = <sup>t</sup> PC (MIN))	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: ĀĀS-ONLY Average power supply current (ĀĀS Cycling, ĀĀS = ViH: <sup>†</sup> RC = <sup>†</sup> RC (MIN))	lcc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS  Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	Icc6	110	100	90	mA	3, 5



### **CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	Cit		5	ρF	2
Input Capacitance: RAS, CAS, WE	C12	-	7	ρF	2
Output Capacitance: Q	Co	_	7	pF	2

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = 5V \pm 10\%$ )

AC CHARACTERISTICS			-6 -7		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	110		130		150		ns	
READ-WRITE cycle time	<sup>t</sup> RWC	135		155		175		ns	
FAST-PAGE-MODE	¹PC	40		40		45		ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	†PRWC	60		65		70		ns	
READ-WRITE cycle time									
Access time from RAS	¹RAC		60		70		80	ns	14
Access time from CAS	1CAC		15		20		20	ns	15
Access time from column address	†AA		30		35		40	ns	
Access time from CAS precharge	1CPA		35		40		45	ns	
RAS pulse width	†RAS	60	100,000	70	100,000	80	100,000	ns	-
RAS pulse width (FAST PAGE MODE)	¹RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	tRSH	15		20		20		ns	
RAS precharge time	<sup>t</sup> RP	40		50		60		ns	
CAS pulse width	1CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	<sup>1</sup> CSH	60		70		80		ns	
CAS precharge time	<sup>1</sup> CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	<sup>t</sup> CP	10		10		10	]	ns	
RAS to CAS delay time	<sup>t</sup> RCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	tCRP	10		10		10		ns	
Row address setup time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		10		10		ns	
RAS to column	¹RAD	15	30	15	35	15	40	ns	18
address delay time			ļ				1		
Column address setup time	1ASC	0		0_		0		ns	
Column address hold time	¹CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	†AR	50		55		60		ns	
Column address to RAS lead time	<sup>1</sup> RAL	30		35		40		ns	
Read command setup time	†RCS	0		0	1	0		ns	
Read command hold time (referenced to CAS)	¹RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	¹RRH	0		0		0		ns	19
CAS to output in Low-Z	¹CLZ	0		0	<b>1</b>	0		ns	
Output buffer turn-off delay	OFF	0	15	0	20	0	20	ns	20
WE command setup time	twcs	0		0		0		ns	21



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = 5V \pm 10\%$ )


AC CHARACTERISTICS		-	6	T	-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	¹WCH	10		15	T	15	† <del></del>	ns	
Write command hold time (referenced to RAS)	¹WCR	45		55		60		ns	
Write command pulse width	¹WP	10		15		15		ns	
Write command to RAS lead time	<sup>1</sup> RWL	15		20		20		ns	
Write command to CAS lead time	tCML	15		20		20		ns	
Data-in setup time	t <sub>DS</sub>	0		0		0		ns	22
Data-in hold time	,DH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	tDHR	45		55		60		ns	
RAS to WE delay time	'RWD	60		70		80		ns	21
Column address to WE delay time	'AWD	30		35		40		ns	21
CAS to WE delay time	(CMD	15		15	1	20	T	ns	21
Transition time (rise or fall)	ĪΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	'REF		16		16		16	ms	
RAS to CAS precharge time	<sup>t</sup> RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	<sup>t</sup> CHR	15		15		15		ns	5
WE hold time (CAS-BEFORE-RAS refresh)	<sup>I</sup> WRH	10		10		10		ns	24, 25
WE setup time (CAS-BEFORE-RAS refresh)	¹WRP	10		10		10		ns	24, 25
WE hold time (WCBR test cycle)	hTW!	10		10		10		ns	24, 25
WE setup time (WCBR test cycle)	†WTS	10		10		10		ns	24, 25

#### **NOTES**


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled.  $Vcc = 5V \pm 10\%$ , f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
   Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 8. AC characteristics assume <sup>t</sup>T = 5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between Vih and Vih (or between Vih and Vih) in a monotonic manner.
- 11. If CAS = VIH, data output is High-Z.
- 12. If CAS = V<sub>1</sub>L, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that <sup>†</sup>RCD < <sup>†</sup>RCD (MAX). If <sup>†</sup>RCD is greater than the maximum recommended value shown in this table, <sup>†</sup>RAC will increase by the amount that <sup>†</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for <sup>t</sup>CPN.

- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the 'RAD (MAX) limit ensures that 'RAC (MIN) and 'CAC (MIN) can be met. 'RAD (MAX) is specified as a reference point only; if 'RAD is greater than the specified 'RAD (MAX) limit, then access time is controlled exclusively by 'AA.
- Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to VOH or VOL.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE-WRITE and the state of Q is indeterminate (at access time and until CAS goes back to Vih).
- 22. These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 24. WTS and tWTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
- 25. JEDEC test mode only.


### **READ CYCLE**




### **EARLY-WRITE CYCLE**




# **READ-WRITE CYCLE**(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **FAST-PAGE-MODE READ CYCLE**



### **FAST-PAGE-MODE EARLY-WRITE CYCLE**




## FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **RAS-ONLY REFRESH CYCLE**

(ADDR = A0-A9; A10 and WE = DON'T CARE)




### **CAS-BEFORE-RAS REFRESH CYCLE**

(A0-A10 = DON'T CARE)



### HIDDEN REFRESH CYCLE 23

(WE = HIGH)



## 4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

#### REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR ( $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ) REFRESH cycle. The CBR for the 1 Meg specifies the  $\overline{\text{WE}}$  pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the  $\overline{\text{WE}}$  pin held at a voltage HIGH level.


A CBR cycle with WE LOW will put the 4 Meg into the JEDEC specified test mode (WCBR).

### **POWER-UP**

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any eight RAS cycles. The 4 Meg POWER-UP is more restrictive in that eight RAS-ONLY or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY or a CBR REFRESH cycle (WE held HIGH).

### **SUMMARY**

- The 1 Meg CBR REFRESH allows the WE pin to be "don't care" while the 4 Meg CBR requires WE to be HICH
- The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles (WE held HIGH).



### COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR