



Data Sheet

July 2005

Features

- Independent multiple channels of echo cancellation; from 32 channels of 64 ms to 16 channels of 128 ms with the ability to mix channels at 128 ms or 64 ms in any combination
- Fully compliant to ITU-T G.165, G.168 (2000) and (2002) specifications
- Passed all AT&T voice quality tests for carrier grade echo canceller systems.
- · Unparalleled in-system tunability
- Sub 50 ms initial convergence times under many typical network conditions
- Fast reconvergence on echo path changes
- Patented Advanced Non-Linear Processor with high quality subjective performance
- · Superior noise matching algorithm
- PCM coding, μ/A-Law ITU-T G.711 or sign magnitude
- Per channel Fax/Modem G.164 2100 Hz or G.165 2100 Hz phase reversal Tone Disable
- Per channel echo canceller parameters control
- · Transparent data transfer and mute
- Protection against narrow band signal divergence and instability in high echo environments

Ordering Information

ZL38065QCG 100 Pin LQFP Trays, Bake & Drypack ZL38065QDG 208 Ball LBGA Trays, Bake & Drypack ZL38065QCG1 100 Pin LQFP* Trays, Bake & Drypack *Pb Free Matte Tin -40°C to +85°C

- +9 dB to -12 dB level adjusters (3 dB steps) at all signal ports
- Offset nulling of all PCM channels
- Independent Power Down mode for each group of 2 channels for power management
- Compatible to ST-BUS and GCI interface at 2 Mbps serial PCM
- 3.3 V pads and 1.8 V Logic core operation with 5 V tolerant inputs
- IEEE-1149.1 (JTAG) Test Access Port

Applications

- · Voice over IP network gateways
- Voice over ATM, Frame Relay
- T1/E1/J1 multichannel echo cancellation
- · Wireless base stations
- Echo Canceller pools




Figure 1 - ZL38065 Device Overview

Description

The ZL38065 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo cancellation conforming to ITU-T G.168 requirements. The ZL38065 architecture contains 16 groups of two echo cancellers (ECA and ECB) which can be configured to provide two channels of 64 milliseconds or one channel of 128 milliseconds echo cancellation. This provides 32 channels of 64 milliseconds to 16 channels of 128 milliseconds echo cancellation or any combination of the two configurations. The ZL38065 supports ITU-T G.165 and G.164 tone disable requirements.




Figure 2 - 100 Pin LQFP

ZL38065

Table of Contents

1.1 Adaptive Filter 11 1.2 Double-Talk Detector 11 1.3 Path Change Detector 12 1.4 Non-Linear Processor (NLP) 12 1.5 Disable Tone Detector 13 1.6 Instability Detector 13 1.7 Narrow Band Signal Detector (NBSD) 14 1.7 Narrow Band Signal Detector (NBSD) 14 1.9 Adjustable Level Pads 14 1.10 ITU-T G.168 Compliance 14 2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 16 3.2 Bypass 17 3.3 Disable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.1 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18 6.2 Extended Delay Configuration 19
1.3 Path Change Detector 12 1.4 Non-Linear Processor (NLP) 12 1.5 Disable Tone Detector 13 1.6 Instability Detector 14 1.7 Narrow Band Signal Detector (NBSD) 14 1.8 Offset Null Filter 14 1.9 Adjustable Level Pads 14 1.10 ITU-T G.168 Compliance 14 2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 16 3.2 Bypass 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.1 Normal Configuration 18
1.4 Non-Linear Processor (NLP) 12 1.5 Disable Tone Detector 13 1.6 Instability Detector 14 1.7 Narrow Band Signal Detector (NBSD) 14 1.8 Offset Null Filter 14 1.9 Adjustable Level Pads 14 1.10 ITU-T G. 168 Compliance 14 2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 16 3.2 Bypass 17 3.3 Disable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.1 Normal Configuration 18
1.5 Disable Tone Detector 13 1.6 Instability Detector 14 1.7 Narrow Band Signal Detector (NBSD) 14 1.8 Offset Null Filter 14 1.9 Adjustable Level Pads 14 1.10 ITU-T G.168 Compliance 14 2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 3.2 Bypass 3.2 Bypass 17 3.3 Disable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
1.6 Instability Detector 14 1.7 Narrow Band Signal Detector (NBSD). 14 1.8 Offset Null Filter. 14 1.9 Adjustable Level Pads. 14 1.10 ITU-T G.168 Compliance. 14 2.0 Device Configuration. 15 2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 15 3.3 Echo Canceller Functional States 16 3.1 Mute. 3.2 Bypass. 3.2 Bypass. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration. 18
1.7 Narrow Band Signal Detector (NBSD). 14 1.8 Offset Null Filter. 14 1.9 Adjustable Level Pads. 14 1.10 ITU-T G.168 Compliance. 14 2.0 Device Configuration. 15 2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration. 18
1.8 Offset Null Filter. 14 1.9 Adjustable Level Pads. 14 1.10 ITU-T G.168 Compliance. 14 2.0 Device Configuration. 15 2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
1.9 Adjustable Level Pads 14 1.10 ITU-T G.168 Compliance 14 2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 16 3.2 Bypass 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.1 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
1.10 ITU-T G.168 Compliance. 14 2.0 Device Configuration. 15 2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration. 18
2.0 Device Configuration 15 2.1 Normal Configuration 15 2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute 16 3.2 Bypass 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
2.1 Normal Configuration. 15 2.2 Back-to-Back Configuration. 15 2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
2.2 Back-to-Back Configuration 15 2.3 Extended Delay Configuration 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
2.3 Extended Delay Configuration. 16 3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration. 18
3.0 Echo Canceller Functional States 16 3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation. 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration. 18
3.1 Mute. 16 3.2 Bypass. 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation. 17 4.0 ZL38065 Throughput Delay. 17 5.0 Serial PCM I/O channels. 17 5.1 Serial Data Interface Timing. 17 6.0 Memory Mapped Control and Status Registers. 18 6.1 Normal Configuration. 18
3.2 Bypass 17 3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
3.3 Disable Adaptation 17 3.4 Enable Adaptation 17 4.0 ZL38065 Throughput Delay 17 5.0 Serial PCM I/O channels 17 5.1 Serial Data Interface Timing 17 6.0 Memory Mapped Control and Status Registers 18 6.1 Normal Configuration 18
3.4 Enable Adaptation
5.0 Serial PCM I/O channels175.1 Serial Data Interface Timing176.0 Memory Mapped Control and Status Registers186.1 Normal Configuration18
5.0 Serial PCM I/O channels175.1 Serial Data Interface Timing176.0 Memory Mapped Control and Status Registers186.1 Normal Configuration18
5.1 Serial Data Interface Timing
6.0 Memory Mapped Control and Status Registers
6.1 Normal Configuration
0.2 Extended Delay Configuration
6.3 Back-to-Back Configuration
6.4 Power Up Sequence
6.5 Power Management
6.6 Call Initialization.
6.7 Interrupts
7.0 JTAG Support
7.0 TAG Support
7.1 Test Access Port (TAP)
7.3 Test Data Registers

ZL38065

List of Figures

Figure 1 - ZL38065 Device Overview	1
Figure 2 - 100 Pin LQFP	2
Figure 3 - 208 Ball LBGA	6
Figure 4 - Functional Block Diagram	10
Figure 5 - Sample G.168 Test 2A Convergence Result	11
Figure 6 - Disable Tone Detection	13
Figure 7 - Normal Device Configuration (64 ms)	15
Figure 8 - Back-to-Back Device Configuration (64 ms)	15
Figure 9 - Extended Delay Configuration (128 ms)	16
Figure 10 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams	18
Figure 11 - Memory Mapping	19
Figure 12 - Power Up Sequence Flow Diagram	
Figure 13 - The MU Profile	26
Figure 14 - ST-BUS Timing at 2.048 Mbps	43
Figure 15 - GCI Interface Timing at 2.048 Mbps	44
Figure 16 - Output Driver Enable (ODE)	44
Figure 17 - Master Clock	44
Figure 18 - Motorola Non-Multiplexed Bus Timing	45

ZL38065

List of Tables

Table 1 - Quiet PCM Code Assignment	16
Fable 2 - Memory Page Selection	18
Fable 3 - Group and Channel Allocation	19
Table 4 - Memory Mapping of Per Channel Control and Status Registers	20




Figure 3 - 208 Ball LBGA

Pin Description

Pin	Pin #						
Name	208-Ball LBGA	100 Pin LQFP	Description				
V _{SS}	A1, A3,A7,A11, A13, A15, A16, B2, B6, B8, B12, B14, B15, B16, C3, C5, C7, C9, C11, C12, C13, C14, C16, D4, D8, D10, D12, D13, E3, E4, E14, F13, G3, G4, G7, G8, G9, G10, H7, H8, H9, H10, H13, H14, J7, J8, J9, J10, K7, K8, K9, K10, K13, K14, L3, L4, M13, M14, M15, N3, N4, N5, N7, N9, N11, N13, P2, P3, P5, P7, P9.P11, P13, P14, R2, R14, R15, R16, T1, T3, T7, T10, T14, T16	5, 18, 32, 42, 56, 69, 81, 98	Ground.				
V _{DD1}	A5, A9, B10, C4, C8, B4, C10, D3, D5, D7, D9, D11, D14, E13, F3, F4, F14, H3, H4, J13, J14, L13, L14, M3, M4, N6, N8, N10, N14, N15, P4, P6, P8, P10, P15, R4, R6, R8, R10, R12, T5, T12	27, 48, 77, 100	Positive Power Supply. Nominally 3.3 V (I/O Voltage).				
V _{DD2}	C6, D6, J3, J4, N12, P12, G13, G14	14, 37, 64, 91	Positive Power Supply. Nominally 1.8 V (Core Voltage).				
IC0	A12, A10, A6, A2, B1, B3, C1, C2, D2, E2, J2, K2, R1	7, 65, 66, 67, 68, 70, 71, 72, 86, 87, 88, 93, 94	Internal Connection. These pins must be connected to V _{SS} for normal operation.				
NC	A14, C15, D1, D15, E1, F1, G1, G15, H1, H15, J1, J15, K1, K15,L1,L15,F2,L2	24, 25, 26, 44, 45, 46, 47, 49, 51, 52, 53, 54, 55, 73, 74, 75, 76, 78, 79, 80, 82, 83, 84, 85, 89, 99, 50	No connection. These pins must be left open for normal operation.				

Pin Description (continued)

Din	Pin #		
Pin Name	208-Ball LBGA	100 Pin LQFP	Description
ĪRQ	R9	9	Interrupt Request (Open Drain Output). This output goes low when an interrupt occurs in any channel. IRQ returns high when all the interrupts have been read from the Interrupt FIFO Register. A pull-up resistor (1 K typical) is required at this output.
DS	R11	10	Data Strobe (Input) . This active low input works in conjunction with CS to enable the read and write operations.
cs	R13	11	Chip Select (Input). This active low input is used by a microprocessor to activate the microprocessor port.
R/W	R5	12	Read/Write (Input). This input controls the direction of the data bus lines (D7-D0) during a microprocessor access.
DTA	R7	13	Data Transfer Acknowledgment (Open Drain Output). This active low output indicates that a data bus transfer is completed. A pull-up resistor (1 K typical) is required at this output.
D0D7	T2,T4,T6,T8,T9,T11, T13,T15	15, 16, 17, 19, 20, 21, 22, 23	Data Bus D0 - D7 (Bidirectional). These pins form the 8 bit bidirectional data bus of the microprocessor port.
A0A12	P16,N16,M16,L16,K16, J16,H16,G16,F16,E16, D16, E15, F15	28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 43	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
ODE	B13	57	Output Drive Enable (Input). This input pin is logically AND'd with the ODE bit-6 of the Main Control Register. When both ODE bit and ODE input pin are high, the Rout and Sout ST-BUS outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout ST-BUS outputs are high impedance.
Sout	A8	58	Send PCM Signal Output (Output). Port 1 TDM data output streams. Sout pin outputs serial TDM data streams at 2.048 Mbps with 32 channels per stream.
Rout	B9	59	Receive PCM Signal Output (Output). Port 2 TDM data output streams. Rout pin outputs serial TDM data streams at 2.048 Mbps with 32 channels per stream.
Sin	B11	60	Send PCM Signal Input (Input). Port 2 TDM data input streams. Sin pin receives serial TDM data streams at 2.048 Mbps with 32 channels per stream.
Rin	B7	61	Receive PCM Signal Input (Input). Port 1 TDM data input streams. Rin pin receives serial TDM data streams at 2.048 Mbps with 32 channels per stream.

Pin Description (continued)

Pin	Pin #							
Name	208-Ball LBGA	100 Pin LQFP	Description					
F0i	B5	62	Frame Pulse (Input). This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS or GCI interface specifications.					
C4i	A4	63	Serial Clock (Input). 4.096 MHz serial clock for shifting data in/out on the serial streams (Rin, Sin, Rout, Sout).					
MCLK	G2	90	Master Clock (Input). Nominal 10 MHz or 20 MHz Master Clock input. May be connected to an asynchronous (relative to frame signal) clock source.					
Fsel	H2	92	Frequency select (Input). This input selects the Master Clo frequency operation. When Fsel pin is low, nominal 19.2 MH Master Clock input must be applied. When Fsel pin is high, nominal 9.6 MHz Master Clock input must be applied.					
PLLVss1 PLLVss2	К3	97, 95	PLL Ground. Must be connected to V _{SS}					
PLLV _{DD}	K4	96	PLL Power Supply. Must be connected to V _{DD2} = 1.8 V					
TMS	M2	1	Test Mode Select (3.3 V Input). JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.					
TDI	M1	2	Test Serial Data In (3.3 V Input). JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.					
TDO	N1	3	Test Serial Data Out (Output). JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.					
тск	P1	4	Test Clock (3.3 V Input). Provides the clock to the JTAG test logic.					
TRST	N2	6	Test Reset (3.3 V Input). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up or held low, to ensure that the ZL38065 is in the normal functional mode. This pin is pulled by an internal pull-down when not driven.					
RESET	R3	8	Device Reset (Schmitt Trigger Input). An active low resets the device and puts the ZL38065 into a low-power stand-by mode. When the RESET pin is returned to logic high and a clock is applied to the MCLK pin, the device will automatically execute initialization routines, which preset all the Main Control and Status Registers to their default power-up values.					

1.0 Device Overview

The ZL38065 architecture contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers, Echo Canceller A and Echo Canceller B. Each group can be configured in Normal, Extended Delay or Back-to-Back configurations. In **Normal configuration**, a group of echo cancellers provides two channels of 64 ms echo cancellation, which run independently on different channels. In **Extended Delay** configuration, a group of echo cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (A & B). In **Back-to-Back** configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel, providing full-duplex 64 ms echo cancellation.

Each echo canceller contains the following main elements (see Figure 4).

- · Adaptive Filter for estimating the echo channel
- · Subtractor for cancelling the echo
- Double-Talk detector for disabling the filter adaptation during periods of double-talk
- Path Change detector for fast reconvergence on major echo path changes
- Instability Detector to combat instability in very low ERL environments
- Patented Advanced Non-Linear Processor for suppression of residual echo, with comfort noise injection
- Disable Tone Detectors for detecting valid disable tones at send and receive path inputs
- · Narrow-Band Detector for preventing Adaptive Filter divergence from narrow-band signals
- Offset Null filters for removing the DC component in PCM channels
- +9 to -12 dB level adjusters at all signal ports
- Parallel controller interface compatible with Motorola microcontrollers
- PCM encoder/decoder compatible with μ /A-Law ITU-T G.711 or Sign-Magnitude coding

Each echo canceller in the ZL38065 has four functional states: *Mute, Bypass, Disable Adaptation* and *Enable Adaptation*. These are explained in section 3.0, "Echo Canceller Functional States".




Figure 4 - Functional Block Diagram

1.1 Adaptive Filter

The adaptive filter adapts to the echo path and generates an estimate of the echo signal. This echo estimate is then subtracted from Sin. For each group of echo cancellers, the adaptive filter is a 1024 tap FIR adaptive filter which is divided into two sections. Each section contains 512 taps providing 64 ms of echo estimation. In **Normal configuration**, the first section is dedicated to channel A and the second section to channel B. In **Extended Delay configuration**, both sections are cascaded to provide 128 ms of echo estimation in channel A. In **Back-to Back configuration**, the first section is used in the receive direction and the second section is used in the transmit direction for the same channel.

The ZL38065 offers industry leading convergence speeds, both in initial convergence and reconvergence. A sample test result from G.168-2002 Test 2A can be seen in Figure 5. This test result demonstrates one of the many conditions where the Zarlink device offer sub 50 ms initial convergence times (G.168 Test 2A, Hybrid 5, 40 ms delay, ERL=24dB, Lrin=0dBm0). Full G.168 test results across all hybrids and test conditions are available upon request.




Figure 5 - Sample G.168 Test 2A Convergence Result

1.2 Double-Talk Detector

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the Adaptive Filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo using the previous converged echo profile. A double-talk condition exists whenever the relative signal levels of Rin (Lrin) and Sin (Lsin) meet the following condition:

$$Lsin > Lrin + 20log_{10}(DTDT)$$

where DTDT is the Double-Talk Detection Threshold. Lsin and Lrin are signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted. The slow convergence speed is set using the Slow sub-register in Control Register 4. During slow convergence, the adaptation speed is

reduced by a factor of 2^{Slow} relative to normal convergence for non-zero values of Slow. If Slow equals zero, adaptation is halted completely.

In the G.168 standard, the echo return loss is expected to be at least 6 dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6 dB). However, in order to achieve additional guardband, the DTDT is set internally to 0.5625 (-5 dB).

In some applications the return loss can be higher or lower than 6 dB. The ZL38065 allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where $0 < DTDT_{(dec)} < 1$

Example: For DTDT = 0.5625 (-5 dB), the

hexadecimal value becomes

 $hex(0.5625 * 32768) = 4800_{hex}$

1.3 Path Change Detector

Integrated into the ZL38065 is a Path Change Detector. This permits fast reconvergence when a major change occurs in the echo channel. Subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed.

The Path Change Detector is activated by setting the PathDet bit in Control Register 3 to "1". An optional path clearing feature can be enabled by setting the PathClr bit in Control Register 3 to "1". With path clearing turned on, the existing echo channel estimate will also be cleared (i.e. the adaptive filter will be filled with zeroes) upon detection of a major path change.

1.4 Non-Linear Processor (NLP)

After echo cancellation, there is always a small amount of residual echo which may still be audible. The ZL38065 uses **Zarlink's patented Advanced NLP** to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.168). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

$$TSUP = Lrin + 20log_{10}(NLPTHR)$$

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0. The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where $0 < NLPTHR_{(dec)} < 1$

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal by an additional 30 dB. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

The NLP processor can be disabled by setting the NLPDis bit to "1" in Control Register 2.

The comfort noise injector can be disabled by setting the INJDis bit to "1" in Control Register 1. It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

The Advanced NLP uses an exponential noise ramping scheme to quickly and more accurately estimate the background noise level. A linear noise ramping method can also be used. The InjCtrl bit in Control Register 3 selects the ramping scheme.

The NLINC register is used to set the ramping speed. When InjCtrl = 1, a lower value will give faster ramping. The Noise Scaling register can be used to adjust the relative volume of the comfort noise. Lowering this value will scale the injected noise level down, conversely, raising the value will scale the comfort noise up.

IMPORTANT NOTE: The Noise Scaling register has been pre-programmed with G.168 compliant values. Changing this value may result in undesirable comfort noise performance and G.168 test failures.

The Advanced NLP also contains safeguards to prevent double-talk and uncancelled echo from being mistaken for background noise. These features can be disabled by setting the NLRun1 and NLRun2 bits in Control Register 3 to "0".

1.5 Disable Tone Detector

The G.165 recommendation defines the disable tone as having the following characteristics: 2100 Hz ($\pm 21 \text{ Hz}$) sine wave, a power level between -6 to -31 dBm0, and a phase reversal of 180 degrees (± 25 degrees) every 450 ms (± 25 ms). If the disable tone is present for a minimum of one second with at least one phase reversal, the Tone Detector will trigger.

The G.164 recommendation defines the disable tone as a 2100 Hz (±21 Hz) sine wave with a power level between 0 to -31 dBm0. If the disable tone is present for a minimum of 400 ms, with or without phase reversal, the Tone Detector will trigger.

The ZL38065 has two Tone Detectors per channels (for a total of 64) in order to monitor the occurrence of a valid disable tone on both Rin and Sin. Upon detection of a disable tone, TD bit of the Status Register will indicate logic high and an interrupt is generated (i.e., IRQ pin low). Refer to Figure 6 and to the **Interrupts** section.




Figure 6 - Disable Tone Detection

Once a Tone Detector has been triggered, there is no longer a need for a valid disable tone (G.164 or G.165) to maintain Tone Detector status (i.e., TD bit high). The Tone Detector status will only release (i.e., TD bit low) if the signals Rin and Sin fall below -30 dBm0, in the frequency range of 390 Hz to 700 Hz, and below -34 dBm0, in the frequency range of 700 Hz to 3400 Hz, for at least 400 ms. Whenever a Tone Detector releases, an interrupt is generated (i.e., IRQ pin low).

The selection between G.165 and G.164 tone disable is controlled by the PHDis bit in Control Register 2 on a per channel basis. When the PHDis bit is set to "1", G.164 tone disable requirements are selected.

In response to a valid disable tone, the echo canceller must be switched from the Enable Adaptation state to the Bypass state. This can be done in two ways, automatically or externally. In automatic mode, the Tone Detectors internally control the switching between Enable Adaptation and Bypass states. The automatic mode is activated by setting the AutoTD bit in Control Register 2 to high. In external mode, an external controller is needed to service the interrupts and poll the TD bits in the Status Registers. Following the detection of a disable tone (TD bit high) on a given channel, the external controller must switch the echo canceller from Enable Adaptation to Bypass state.

1.6 Instability Detector

In systems with very low echo channel return loss (ERL), there may be enough feedback in the loop to cause stability problems in the adaptive filter. This instability can result in variable pitched ringing or oscillation. Should this ringing occur, the Instability Detector will activate and suppress the oscillations.

The Instability Detector is activated by setting the RingClr bit in Control Register 3 to "1".

1.7 Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (i.e., DTMF tones) present in the receive input (Rin) of the echo canceller for a prolonged period of time may cause the Adaptive Filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, adaptation is halted but the echo canceller continues to cancel echo.

The NBSD will be active regardless of the Echo Canceller functional state. However the NBSD can be disabled by setting the NBDis bit to "1" in Control Register 2.

1.8 Offset Null Filter

Adaptive filters in general do not operate properly when a DC offset is present at any input. To remove the DC component, the ZL38065 incorporates Offset Null filters in both Rin and Sin inputs.

The offset null filters can be disabled by setting the HPFDis bit to "1" in Control Register 2.

1.9 Adjustable Level Pads

The ZL38065 provides adjustable level pads at Rin, Rout, Sin and Sout. This setup allows signal strength to be adjusted both inside and outside the echo path. Each signal level may be independently scaled with anywhere from +9 dB to -12 dB level, in 3 dB steps. Level values are set using the Gains register.

CAUTION: Gain adjustment can help interface the ZL38065 to a particular system in order to provide optimum echo cancellation, but it can also degrade performance if not done carefully. Excessive loss may cause low signal levels and slow convergence. Exercise great care when adjusting these values. Also, due to internal signal routings in Back to Back mode, it is not recommended that gain adjustments be used on Rin or Sout in this mode.

The -12 dB PAD bit in Control Register 1 is still supported as a legacy feature. Setting this bit will provide 12 dB of attenuation at Rin, and override the values in the Gains register.

1.10 ITU-T G.168 Compliance

The ZL38065 has been certified G.168 (1997), (2000) and (2002) compliant in all 64 ms cancellation modes (i.e., Normal and Back-to-Back configurations) by in-house testing with the DSPG ECT-1 echo canceller tester.

The ZL38065 has also been tested for G.168 compliance and all voice quality tests at AT&T Labs. The ZL38065 was classified as "carrier grade" echo canceller.

2.0 Device Configuration

The ZL38065 architecture contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers which can be individually controlled (Echo Canceller A (ECA) and Echo Canceller B (ECB)). They can be set in three distinct configurations: **Normal, Back-to-Back,** and **Extended Delay**. See Figures 7, 8 and 9.

2.1 Normal Configuration

In Normal configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 7, providing 64 milliseconds of echo cancellation in two channels simultaneously.




Figure 7 - Normal Device Configuration (64 ms)

2.2 Back-to-Back Configuration

In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64 ms echo cancellation. See Figure 8. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains zero code. Back-to-Back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required.




Figure 8 - Back-to-Back Device Configuration (64 ms)

Back-to-Back configuration is selected by writing a "1" into the BBM bit of Control Register 1 for **both** Echo Canceller A and Echo Canceller B for a given group of echo canceller. Table 3 shows the 16 groups of 2 cancellers that can be configured into Back-to-Back.

Examples of Back-to-Back configuration include positioning one group of echo cancellers between a codec and a transmission device or between two codecs for echo control on analog trunks.

2.3 Extended Delay Configuration

In this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. See Figure 9. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains quiet code.




Figure 9 - Extended Delay Configuration (128 ms)

Extended Delay configuration is selected by writing a "1" into the ExtDI bit in Echo Canceller A, Control Register 1. For a given group, only Echo Canceller A, Control Register 1, has the ExtDI bit. For Echo Canceller B Control Register 1, Bit 0 must always be set to zero.

Table 3 shows the 16 groups of 2 cancellers that can each be configured into 64 ms or 128 ms echo tail capacity.

3.0 Echo Canceller Functional States

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

3.1 Mute

In Normal and in Extended Delay configurations, writing a "1" into the MuteR bit replaces Rin with quiet code which is applied to both the Adaptive Filter and Rout. Writing a "1" into the MuteS bit replaces the Sout PCM data with quiet code.

	LINEAR 16 bits	SIGN/ MAGNITUDE	CCITT (G.711)			
	2's complement	μ -Law	μ -Law	A-Law		
+Zero (quiet code)	0000 _{hex}	80 _{hex}	FF _{hex}	D5 _{hex}		

Table 1 - Quiet PCM Code Assignment

In Back-to-Back configuration, writing a "1" into the MuteR bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Rout. Writing a "1" into the MuteS bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Sout.

In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be "0". Refer to Figure 4 and to Control Register 2 for bit description.

3.2 Bypass

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the Adaptive Filter coefficients are reset to zero. Bypass state must be selected for at least one frame (125 μ s) in order to properly clear the filter.

3.3 Disable Adaptation

When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The adaptation process is halted, however, the echo canceller continues to cancel echo.

3.4 Enable Adaptation

In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. Refer to the Registers Description for details.

4.0 ZL38065 Throughput Delay

The throughput delay of the ZL38065 varies according to the device configuration. For all device configurations, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames.

5.0 Serial PCM I/O channels

There are two sets of TDM I/O streams, each with channels numbered from 0 to 31. One set of input streams is for Receive (Rin) channels, and the other set of input streams is for Send (Sin) channels. Likewise, one set of output streams is for Rout PCM channels, and the other set is for Sout channels. See Figure 10 for channel allocation.

The arrangement and connection of PCM channels to each echo canceller is a 2 port I/O configuration for each set of PCM Send and Receive channels, as illustrated in Figure 4.

5.1 Serial Data Interface Timing

The ZL38065 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, C4i, is 4.096 MHz. The input and output data rate of the ST-BUS and GCI bus is 2.048 Mbps.

The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The ZL38065 automatically detects the presence of <u>an</u> input frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of the way into the bit cell (See Figure 14). In GCI format, every second rising edge of the C4i clock marks the bit boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 15).




Figure 10 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams

6.0 Memory Mapped Control and Status Registers

Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual ported memory is mapped into segments on a "per channel" basis to monitor and control each individual echo canceller and associated PCM channels. For example, in **Normal configuration**, echo canceller #5 makes use of Echo Canceller B from group 2. It occupies the internal address space from $0A0_{hex}$ to $0BF_{hex}$ and interfaces to PCM channel #5 on all serial PCM I/O streams.

Page	A12	A11		
0	0	0		
1	0	1		
2	1	0		
3	1	1		

Table 2 - Memory Page Selection

As illustrated in Table 4, the "per channel" registers provide independent control and status bits for each echo canceller. Figure 11 shows the memory map of the control/status register blocks for all echo cancellers.

Each internal echo canceller has four pages of registers. Page access control is done through address lines A11 and A12. The majority of registers are located on page 0 (A11=0, A12=0). Figure 11 shows which page each of the relevant registers are mapped to respectively. Table 2 shows how the memory pages are related to address lines A11 and A12.

When **Extended Delay** or **Back-to-Back** configuration is selected, Control Register 1 of ECA and ECB and Control Register 2 of the selected group of echo cancellers require special care. Refer to the Register description section.

Table 3 is a list of the channels used for the 16 groups of echo cancellers when they are configured as **Extended Delay** or **Back-to-Back**.

6.1 Normal Configuration

For a given group (group 0 to 15), 2 PCM I/O channels are used. For example, group 1 Echo Cancellers A and B, channels 2 and 3 are active.

Group	Channels	Group	Channels	
0	0, 1	8	16, 17	
1	2, 3	9	18, 19	
2	4, 5	10	20, 21	
3	6, 7	11	22, 23	
4	4 8, 9		24, 25	
5	5 10, 11		26, 27	
6	12, 13	14	28, 29	
7	14, 15	15	30, 31	

Table 3 - Group and Channel Allocation

6.2 Extended Delay Configuration

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 2, Echo Canceller A (Channel 4) will be active and Echo Canceller B (Channel 5) will carry quiet code.

6.3 Back-to-Back Configuration

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 5, Echo Canceller A (Channel 10) will be active and Echo Canceller B (Channel 11) will carry quiet code.




Figure 11 - Memory Mapping

Base	e Addres	ss +	Echo Canceller A	Ва	se Addre	Address + Echo Cancelle	
Page	MS Byte	LS Byte	Register Name	Page	MS Byte	LS Byte	Register Name
0	-	00h	Control Reg 1	0	-	20h	Control Reg 1
0	-	01h	Control Reg 2	0	-	21h	Control Reg 2
0	-	02h	Status Reg	0	-	22h	Status Reg
0	-	04h	Flat Delay Reg	0	-	24h	Flat Delay Reg
0	-	06h	Decay Step Size Reg	0	-	26h	Decay Step Size Reg
0	-	07h	Decay Step Number	0	-	27h	Decay Step Number
0	-	08h	Control Reg 3	0	-	28h	Control Reg 3
0	-	09h	Control Reg 4	0	-	29h	Control Reg 4
0	0Dh	0Ch	Rin Peak Detect Reg	0	2Dh	2Ch	Rin Peak Detect Reg
0	0Fh	0Eh	Sin Peak Detect Reg	0	2Fh	2Eh	Sin Peak Detect Reg
0	11h	10h	Error Peak Detect Reg	0	31h	30h	Error Peak Detect Reg
0	-	12h	Path Change Timer	0	-	32h	Path Change Timer
0	-	13h	Path Change Sensitivity	0	-	33h	Path Change Sensitivity
0	15h	14h	DTDT/ERL	0	35h	34h	DTDT/ERL
0	17h	16h	ERLLOW 0 37h 36h		36h	ERLLOW	
0	19h	18h	NLP Threshold 0 39h 38h NL		NLP Threshold		
0	1Bh	1Ah	Step Size, MU	Step Size, MU 0 3Bh 3Ah Ste		Step Size, MU	
0	1Dh	1Ch	Gain Pad Control	0	3Dh	3Ch	Gain Pad Control
0	-	1Eh	NLP Threshold 2	0	-	3Eh	NLP Threshold 2
0	-	1Fh	RIN Low Power Threshold	0	-	3Fh	RIN Low Power Threshold
1	05h	04h	Estimated Cancellation	1	25h	24h	Estimated Cancellation
1	07h	06h	Residual Error Signal	1	27h	26h	Residual Error Signal
2	11h	10h	NLINC	2	11h	10h	NLINC
2	19h	18h	Maximum Comfort Noise	2	39h	38h	Maximum Comfort Noise
2	1Bh	1Ah	NLP Ramp-out Speed	2	3Bh	3Ah	NLP Ramp-out Speed
2	1Dh	1Ch	NLP Ramp-in Speed	2	2 3Dh 3Ch NLP Ramp-in Spe		NLP Ramp-in Speed
3	03h	02h	Noise Level Estimate	3	23h	22h	Noise Level Estimate
3	05h	04h	NLP Gain Factor	3	25h	24h	NLP Gain Factor
3	0Dh	0Ch	Noise Level Scaling Factor	3	2Dh	2Ch	Noise Level Scaling Factor

Table 4 - Memory Mapping of Per Channel Control and Status Registers

6.4 Power Up Sequence

On power up, the $\overline{\text{RESET}}$ pin must be held low for 100 μs . Forcing the $\overline{\text{RESET}}$ pin low will put the ZL38065 in power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, DTA and $\overline{\text{IRQ}}$ pins are tristated. The 16 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.

When the RESET pin returns to logic high and a valid MCLK is applied, the user must wait $500~\mu s$ for the PLL to lock. C4i and F0i can be active during this period. At this point, the echo canceller must have the internal registers reset to an initial state. This is accomplished by one of two methods. The user can either issue a second hardware reset or perform a software reset. A second hardware reset is performed by driving the RESET pin low for at least 500~ns and no more than 1500~ns before being released. A software reset is accomplished by programming a "1" to each of the PWUP bits in the Main Control Registers, waiting $250~\mu s$ (2 frames) and then programming a "0" to each of the PWUP bits.

The user must then wait $500 \,\mu s$ for the PLL to relock. Once the PLL has locked, the user can power up the 16 groups of echo cancellers individually by writing a "1" into the PWUP bit in Main Control Register of each echo canceller group.

For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute their initialization routine. The initialization routine sets their registers, Base Address+ 00_{hex} to Base Address+ $3F_{hex}$, to the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly.

Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+ 00_{hex} to Base Address+ $3F_{hex}$, for the specific application.




Figure 12 - Power Up Sequence Flow Diagram

6.5 Power Management

Each group of echo cancellers can be placed in Power Down mode by writing a "0" into the PWUP bit in their respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section on page 38 for description.

The typical power consumption can be calculated with the following equation:

$$P_C = 9 * Nb_of_groups + 3.6$$
, in mW

where $0 \le Nb_of_groups \le 16$.

6.6 Call Initialization

To ensure fast initial convergence on a new call, it is important to clear the Adaptive Filter. This is done by putting the echo canceller in bypass mode for at least one frame (125 μ s) and then enabling adaptation.

Since the Narrow Band Detector is "ON" regardless of the functional state of Echo Canceller it is recommended that the Echo cancellers are reset before any call progress tones are applied.

6.7 Interrupts

The ZL38065 provides an interrupt pin (IRQ) to indicate to the HOST processor when a G.164 or G.165 Tone Disable is detected and released.

Although the ZL38065 may be configured to react automatically to tone disable status on any input PCM voice channels, the user may want for the external HOST processor to respond to Tone Disable information in an appropriate application-specific manner.

Each echo canceller will generate an interrupt when a Tone Disable occurs and will generate another interrupt when a Tone Disable releases.

Upon receiving an \overline{IRQ} , the HOST CPU should read the Interrupt FIFO Register. This register is a FIFO memory containing the channel number of the echo canceller that has generated the interrupt.

All pending interrupts from any of the echo cancellers and their associated input channel number are stored in this FIFO memory. The IRQ always returns high after a read access to the Interrupt FIFO Register. The IRQ pin will toggle low for each pending interrupt.

After the HOST CPU has received the channel number of the interrupt source, the corresponding per channel Status Register can be read from internal memory to determine the cause of the interrupt (see Table 4 for address mapping of Status register). The TD bit indicates the presence of a Tone Disable.

The MIRQ bit 5 in the Main Control Register 0 masks interrupts from the ZL38065. To provide more flexibility, the MTDBI (bit-4) and MTDAI (bit-3) bits in the Main Control Register<15:0> allow Tone Disable to be masked or unmasked from generating an interrupt on a per channel basis. Refer to the Registers Description section on page 38.

7.0 JTAG Support

The ZL38065 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the Boundary Scan circuitry is controlled by an Test Access Port (TAP) controller. JTAG inputs are **3.3 V** compliant only.

7.1 Test Access Port (TAP)

The TAP provides access to many test functions of the ZL38065. It consists of four input pins and one output pin. The following pins are found on the TAP.

- Test Clock Input (TCK)
 - The TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrent with the operation of the device and without interfering with the on-chip logic.
- Test Mode Select Input (TMS)
 - The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to V_{DD1} when it is not driven from an external source.
- Test Data Input (TDI)
 - Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to V_{DD1} when it is not driven from an external source.
- Test Data Output (TDO)
 - Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data from the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the Boundary Scan cells, the TDO driver is set to a high impedance state.
- Test Reset (TRST)
 This pin is used to reset the JTAG scan structure. This pin is internally pulled to V_{SS}.

7.2 Instruction Register

In accordance with the IEEE 1149.1 standard, the ZL38065 uses public instructions. The JTAG Interface contains a 3-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

7.3 Test Data Registers

As specified in IEEE 1149.1, the ZL38065 JTAG Interface contains three test data registers:

- Boundary-Scan register
 - The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL38065 core logic.
- · Bypass Register
 - The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO.
- Device Identification register
 - The Device Identification register provides access to the following encoded information: device version number, part number and manufacturer's name.

8.0 Register Description

Power-up 00 _{hex}	ECA: Control Register 1							Address: ase Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0							
Reset	INJDis	BBM	PAD	Bypass		dpDis	0	ExtDis							
				otion of Regis											
Reset	•	the power-up the Adaptive F		executed. Thi ts.	s pres	sets all re	gister bits incl	uding this bit							
INJDis	When high,	the noise inje	ction process	is disabled. W	hen lo	ow noise	injection is er	nabled.							
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set both BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.														
PAD		12 dB of atter trols the signa		rted into the R	in to I	Rout path	n. When low, t	he Gains							
Bypass	When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. The Adaptive Filter coefficients are set to zero and the filter adaptation is stopped. When low, output data on both Sout and Rout is a function of the echo canceller algorithm.														
AdpDis	When high, echo canceller adaptation is disabled. The Voice Processor cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.														
0															
ExtDI	128 ms ech	o canceller. W						Bits marked as "1" or "0" are reserved bits and should be written as indicated. When high, Echo Cancellers A and B of the same group are internally cascaded into one 128 ms echo canceller. When low, Echo Cancellers A and B of the same group operate independently.							

Power-up 02 _{hex}	ECB: Control Register 1							ddress: ase Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0
Reset	INJDis	BBM	PAD	Bypass	Ad	dpDis	1	0
		Func	tional Descrip	otion of Regis	ter B	its		
Reset			initialization is e Filter coeffic	executed whi ients.	ch pr	esets all	register bits in	cluding this
INJDis	When high,	the noise inje	ction process	is disabled. W	hen lo	ow, noise	injection is er	nabled.
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set both BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.							
PAD	When high, 12 dB of attenuation is inserted into the Rin to Rout path. When low, the Gains register controls the signal levels.							
Bypass	When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. The Adaptive Filter coefficients are set to zero and the filter adaptation is stopped. When low, output data on both Sout and Rout is a function of the echo canceller algorithm.							
AdpDis	When high, echo canceller adaptation is disabled. The Voice Processor cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.							
1	Bits marked	d as "1" or "0" a	are reserved b	its and should	be w	ritten as	indicated.	
0	Control Reg	gister 1 (Echo	Canceller B) E	it 0 is a reserv	ed bi	t and sho	ould be written	ı "0".

Power-up		ECA: Co	ntrol Registe	r 2		Page 0	01 _{hex} + Ba	ddress: ase Address	
00 _{hex}		ECB: Co	ntrol Registe	r 2		A12=0 A11=0	K/VV A	ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
TDis	PHDis	NLPDis	AutoTD	NBDis	H	PFDis	MuteS	MuteR	
		Functional Description of Register Bits							
TDis	Cancellers a	When high, tone detection is disabled. When low, tone detection is enabled. When both Echo cancellers A and B TDis bits are high, Tone Disable processors are disabled entirely and are ut into Power Down mode.							
PHDis	the present	When high, the tone detectors will trigger upon the presence of a 2100 Hz tone regardless of the presence/absence of periodic phase reversals. When low, the tone detectors will trigger only upon the presence of a 2100 Hz tone with periodic phase reversals.							
NLPDis	When high, normally. Us	the non-linea seful for G.165	processor is conformance	disabled. Wher testing.	n low	, the non-	linear process	sors function	
AutoTD	presence of When low, t	f 2100 Hz tone	. See PHDis f	If in Bypass mo or qualification will remain op	of 2	100 Hz to	nes.		
NBDis	When high, enabled.	the narrow-ba	and detector is	disabled. Whe	en lov	w, the nai	row-band det	ector is	
HPFDis	the offset no	When high, the offset nulling high pass filters are bypassed in the Rin and Sin paths. When low, the offset nulling filters are active and will remove DC offsets on PCM input signals.							
MuteS	When high,	When high, data on Sout is muted to quiet code. When low, Sout carries active code.							
MuteR	When high,	data on Rout	is muted to qu	iet code. Whei	n low	, Rout ca	rries active co	ode.	

Note: In order to correctly write to Control Register 1 and 2 of ECB, it is necessary to write the data twice to the register, one immediately after another. The two writes must be separated by at least 350 ns and no more than 20 us.

Power-up		ECA: S	Status Registe	r		Page 0		Address: ase Address	
N/A		ECB: S	Status Registe	r		A12=0 A11=0		Read Address: 22 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
Reserved	TD	DTDet	Reserved	Reserved	ΑC	CTIVE	TDG	NB	
		Func	tional Descrip	tion of Regis	ter B	its			
Reserved	Reserved b	Reserved bit.							
TD	Logic high i	Logic high indicates the presence of a 2100 Hz tone.							
DTDet	Logic high i	ndicates the p	resence of a c	louble-talk cor	ditior	١.			
Reserved	Reserved b	it.							
Reserved	Reserved b	it.							
ACTIVE	Logic high i	ndicates that t	the level on Ri	n has exceede	d the	LP thres	hold.		
TDG	Logic high i	Tone detection status bit gated with the AutoTD bit. (Control Register 2) Logic high indicates that AutoTD has been enabled and the tone detector has detected the presence of a 2100 Hz tone.							
NB	Logic high i	ndicates the p	resence of a r	arrow-band si	gnal o	on Rin.			

Power-up		ECA: Flat Delay Register (FD) Page 0 A12=0					04 _{hex} + Base Address		
00 _{hex}		ECB: Flat Delay Register (FD)					ddress: ise Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0		

Power-up	EC	A: Decay Step	Number Reg	Page 0		R/W Address: 07 _{hex} + Base Address	
00 _{hex}	ECB: Decay Step Number Register (NS)						ddress: ase Address
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit		Bit 2	Bit 1	Bit 0	
SS7	SS6	SS5	SS4	SS3	SS2	SS1	SS0

Power-up	ECA:	Decay Step S	ize Control R	egister (SSC)			ddress: ase Address
04 _{hex}	ECB:	Decay Step S	ize Control R	A12=0 A11=0		ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 2	Bit 1	Bit 0	
0	0	0	0	0	SSC2	SSC1	SSC0




Figure 13 - The MU Profile

Functional Description of Register Bits

The Exponential Decay registers (Decay Step Number and Decay Step Size) and Flat Delay register allow the LMS adaptation step-size (MU) to be programmed over the length of the FIR filter. A programmable MU profile allows the performance of the echo canceller to be optimized for specific applications. For example, if the characteristic of the echo response is known to have a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the MU profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the Adaptive Filter. Note that in the following register descriptions, one tap is equivalent to 125 μ s (64 ms/512 taps).

- FD₇₋₀ Flat Delay: This register defines the flat delay of the MU profile, (i.e., where the MU value is 2^{-16}). The delay is defined as FD₇₋₀ x 8 taps. For example; If FD₇₋₀ = 5, then MU= 2^{-16} for the first 40 taps of the echo canceller FIR filter. The valid range of FD₇₋₀ is: $0 \le \text{FD}_{7-0} \le 64$ in normal mode and $0 \le \text{FD}_{7-0} \le 128$ in extended-delay mode. The default value of FD₇₋₀ is zero.
- SSC_{2-0} **Decay Step Size Control**: This register controls the step size (SS) to be used during the exponential decay of MU. The decay rate is defined as a decrease of MU by a factor of 2 every SS taps of the FIR filter, where $SS = 4 \times 2^{SSC_{2-0}}$. For example; If $SSC_{2-0} = 4$, then MU is reduced by a factor of 2 every 64 taps of the FIR filter. The default value of SSC_{2-0} is $O4_{hex}$.
- NS₇₋₀ **Decay Step Number**: This register defines the number of steps to be used for the decay of MU where each step has a period of SS taps (see SSC_{2-0}). The start of the exponential decay is defined as: Filter Length (512 or 1024) [Decay Step Number (NS₇₋₀) x Step Size (SS)] where SS = 4 x2^{SSC₂₋₀}. For example; If NS₇₋₀=4 and SSC₂₋₀=4, then the exponential decay start value is 512 [NS₇₋₀ x SS] = 512 [4 x (4x2⁴)] = 256 taps for a filter length of 512 taps.

Power-up		ECA: Co	ntrol Registe	r 3		Page 0		ddress: ise Address
DB _{hex}		ECB: Co	ntrol Registe	r 3		A12=0 A11=0		ddress: ise Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0
NLRun2	InjCtrl	NLRun1	RingClr	Reserve	Pa	athClr	PathDet	NMatcj
		Func	tional Descrip	otion of Regis	ter B	its		
Reserved	Reserved b	it.						
Reserved	Reserved b	it.						
NLRun1	When high, background	When high, the comfort noise level estimator actively rejects uncancelled echo as being background noise. When low, the noise level estimator makes no such distinction.						being
RingClr	When high,	the instability	detector is ac	tivated. When	low, t	he instab	ility detector is	s disabled.
Reserve	Reserved b	it. Must alway	s be set to one	for normal op	eratio	on.		
PathClr	fast converg	When high, the current echo channel estimate will be cleared and the echo canceller will enter fast convergence mode upon detection of a path change. When low, the echo canceller will keep the current path estimate but revert to fast convergence mode upon detection of a path change. Note: this bit is ignored if PathDet is low.						
PathDet	When high, disabled.	When high, the path change detector is activated. When low, the path change detector is						
Reserved	Reserved b	it.						

Power-up	ECB: Control Register 4						09 _{hex} + Ba	ddress: ase Address
54 _{hex}								ddress: ase Address
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 E					Bit 1	Bit 0
0	SD2	SD1	SD0	S	low2	Slow1	Slow0	
		Func	tional Descrip	otion of Regis	ter B	its		
0	Must be set	flust be set to zero.						
SupDec	convergence	ce state followi	01,SD0) contro ng a path chai n fast converg	nge, Reset or	Bypas			
0	Must be set	t to zero.						
Slow	For Slow = normal ada	1, 2,, 7, slo	speed adjustm w convergence on occurs duri	e speed is red	uced	by a facto	/0) or of 2 ^{Slow} as	compared to

Power-up	E	CA: Rin Peak	Detect Regis	Page 0	Read Address: 0D _{hex} + Base Address			
N/A	ECB: Rin Peak Detect Register 2 (RP)				A12=0 A11=0	Read Address: 2D _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RP15	RP14	RP13	RP12	RP11	RP10	RP9	RP8	
Power-up	E	CA: Rin Peak	Page 0		Address: ase Address			
N/A	E	CB: Rin Peak	Detect Regis	ter 1 (RP)	A12=0 A11=0		Address: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RP7	RP6 RP5 RP4 RP3 RP2					RP1	RP0	
Functional Description of Register Bits								

These peak detector registers allow the user to monitor the receive in (Rin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Power-up	E	CA: Sin Peak	Page 0	UF _{hex} + Base Address				
N/A	ECB: Sin Peak Detect Register 2 (SP) A11:					A12=0 A11=0		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	B	it 2	Bit 1	Bit 0
SP15	SP14 SP13 SP12 SP11 SP10						SP9	SP8
Power-up	E	CA: Sin Peak	Detect Regis	ter 1 (SP)		Page 0		ddress: ise Address
Power-up N/A		CD, Sin Dook	Datast Basis	tor 4 (SD)		A12=0 A11=0	R/W A	ddress:
		CB: Sin Peak						se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 SP2		Bit 1	Bit 0
SP7	SP6	SP5	SP4	SP3			SP1	SP0
Functional Description of Register Bits								

These peak detector registers allow the user to monitor the send in (Sin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Power-up	EC	A: Error Peak	Detect Regis	ster 2 (EP)		Page 0	11 _{hex} + Base Addre					
N/A	ECB: Error Peak Detect Register 2 (EP)) A11=(Reau A	Address: ise Address				
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 B					Bit 1	Bit 0				
EP15	EP14	EP13	EP12	EP11	Е	P10	EP9	EP8				
Power-up	EC	A: Error Peak	C Detect Regis	ster 1 (EP)		Page 0 Read Addi						
N/A	EC	B: Error Peak	Detect Regis	ster 1 (EP)		A12=0 A11=0	Neau F	Address: se Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Ė	3it 2	Bit 1	Bit 0				
EP7	EP6	EP5	EP1	EP0								
Functional Description of Register Bits												
				•	These peak detector registers allow the user to monitor the error signal peak level. The information is in 16							

These peak detector registers allow the user to monitor the error signal peak level. The information is in 16 bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller.

Power-up	ECA: Path Change Timer (PATHTMR)					Page 0 A12=0	12 _{hex} + Ba	R/W Address: 12 _{hex} + Base Address		
10 _{hex}								ddress: ase Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0		
PTMR7	PTMR6	PTMR5	PTMR4	PTMR3		ΓMR2	PTMR1	PTMR0		
		Func	tional Descrip	otion of Regis	ter B	its				
Negative EF sensitivity.	RLE time req	uired to decla	re a path chan	ge. Raising th	is valı	ue decrea	ses the path	change		

Power-up	ECA	: Path Chang	e Sensitivity		Page 0 A12=0	R/W Address: 13 _{hex} + Base Address			
41 _{hex}	hex ECB: Path Change Sensitivity (PTHSENS)							ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
PSENS7	PSENS6	PSENS5	PSENS4	PSENS3	PS	ENS2	PSENS1	PSENS0	
Functional Description of Register Bits									
This register	This register sets the negative ERLE sensitivity value. Raising this value decreases path change sensitivity.								

Power-up	ECA: Do		tection Thres DT or ERL)	hold Register	· 2	Page 0	15 _{hex} + Base Addre		
48 _{hex}	ECB: Do		tection Thres DT or ERL)	hold Register	er 2 A12=0 R/W Address: 35 _{hex} + Base Addre				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
DTDT15	DTDT14	DTDT13	DTDT12	DTDT11	DT	DT10	DTDT9	DTDT8	
Power-up	ECA: Double-Talk Detection Threshold Register 1 -up Page 0 R/W Address: 14 _{hex} + Base Address								
00 _{hex}	ECB: Double-Talk Detection Threshold Register 1 (DTDT or ERL) A12=0 R/W Address: 34 _{hex} + Base Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Е	3it 2	Bit 1	Bit 0	
DTDT7	DTDT6	DTDT5	DTDT4	DTDT3	DTDT2		DTDT1	DTDT0	
Functional Description of Register Bits									

This register should reflect the minimum return echo level (SIN) relative to ROUT expected in the system. The default value of 4800_{hex} = 0.5625 represents a path loss of -5 dB. This value sets the high-level double-talk detection threshold (DTDT). The information is in 16 bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The maximum value is 7FFF_{hex} = 0.9999 or 0 dB.

Power-up	E	CA: SUP Lov	ver Limit 2 (E	RLLOW)		Page 0	17 hex + Base Addre		
04 _{hex}	E	CB: SUP Lov	ver Limit 2 (E	RLLOW)		A12=0 R/W Address: 37 _{hex} + Base Addres			
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2					Bit 1	Bit 0		
ERLW15	ERLW14 ERLW13 ERLW12 ERLW11 ERLW10					ERLW9	ERLW8		
Power-up	E	CA: SUP Lov	ver Limit 1 (E	RLLOW)		Page 0	16 _{hex} + Ba	ddress: ise Address	
00 _{hex} A12=0 R/V								ddress: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
ERLW7	ERLW6	ERLW5	ERLW4	ERLW3	ERLW2		ERLW1	ERLW0	
Functional Description of Register Bits									

This register sets the lower limit on SUP, which marks the region below which fast convergence always occurs (provided a signal is present). If ERLLOW is set to the DTDT starting value (4800_{hex}), the echo canceller will remain in fast convergence mode and will not switch to slow convergence. The information is in 16 bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller.

Power-up	ECA: No		cessor Thres NLPTHR)	hold Register	· 2	Page 0	19 _{hex} + Ba	ddress: ise Address	
0C _{hex}	ECB: Non-Linear Processor Threshold Register 2 A12=0 (NLPTHR)						K/VV A	R/W Address: 39 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 1	Bit 0					
NLP15	NLP14	NLP13	LP10	NLP9	NLP8				
Power-up	ECA: Non-Linear Processor Threshold Register 1 (NLPTHR) Page 0 R/W Address: 18 _{hex} + Base Address								
E0 _{hex}	ECB: No		cessor Thres NLPTHR)	hold Register	· 1	A12=0 A11=0	K/VV A	ddress: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
NLP7	NLP6	NLP5	NLP4	NLP3	N	ILP2	NLP1	NLP0	
	Functional Description of Register Bits								

This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit 2's complement linear value defaults to $0CE0_{hex} = 0.1$ or -20.0 dB. The maximum value is $7FFF_{hex} = 0.9999$ or 0 dB.

Power-up	ECA	: Adaptation (Step Size Reç	jister 2 (MU)		Page 0		ddress: ase Address
40 _{hex}	ECB	: Adaptation S	Step Size Rec	A12=0 A11=0		ddress: Bit 0 MU8 ddress: ase Address Bit 0 MU8		
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0
MU15	MU14 MU13 MU12 MU11 MU10						MU9	MU8
Power-up	ECA	: Adaptation S	Step Size Reg	jister 1 (MU)		Page 0		ddress: ase Address
Power-up 00 _{hex}	ECA	. Adaptation	Step Size Ret	jister i (MO)		A12=0		
	ECB	: Adaptation \$	Step Size Reg	jister 1 (MU)		A11=0	3A _{hex} + Ba	se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0
MU7	7 MU6 MU5 MU4 MU3 MU				MU2	MU1	MU0	
Functional Description of Register Bits								

This register allows the user to program the level of MU, which is the LMS filter step size. Increasing this value can speed up convergence times, but can also potentially decrease VEC stability. MU is a 16 bit 2's complement value which defaults to $4000_{hex} = 1.0$ The maximum value is $7FFF_{hex}$ or 1.9999 decimal. The high byte is in Register 2 and the low byte is in Register 1.

Power-up		ECA: G	ains Register	2		Page 0	R/W Address: 1D _{hex} + Base Address			
40 _{hex}		ECB: Gains Register 2 A12=0 A11=0 R/W Addres 3D _{hex} + Base Ad								
Bit 7	Bit 6	Bit 5	Bit 2	Bit 1	Bit 0					
0	Rin2	Rin1	Rin0	out2	Rout1	Rout0				
Power-up		ECA: G	ains Register	·1		Page 0		Rout0 / Address: Base Address / Address:		
00 _{hex}		A12=0 A11=0		ddress: se Address						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Ė	Bit 2	Bit 1	Bit 0		
0	Sin2	Sin1	Sin0	0	Sout2		Sout1	Sout0		
	Functional Description of Register Bits									

This register is used to select gain values on RIN, ROUT, SIN and SOUT.

Gains is split into four groups of four bits. Each group maps to a different signal port (as indicated above), and has three gain bits. The following table indicates how these gain bits are used:

Bit2 Bit1 Bit0 Gain Level 1 1 +9 dB +6 dB) 1 1 0 1 0 1 +3 dB 0 0 0 dB (default) 1 -3 dB 1 1 0 1 0 -6 dB -9 dB 0 0 1 0 0 0 -12 dB

Note that the -12 dB PAD bit in Control Register 1 provides 12 dB of attenuation in the Rin to Rout path, and will override the settings in Gains.

Power-up	ı	ECA: NLP Th	reshold 2 (NL	PTHR2)		Page 0		ddress: ase Address	
08 _{hex}	I	ECB: NLP Th		A12=0 A11=0		ddress: ase Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
NLPTH7	NLPTH6	NLPTH5	NLPTH4	NL	PTH2	NLPTH1	NLPTH0		
	Functional Description of Register Bits								

This register is used to force the NLP off when very small signals exist on RIN. NLP is forced off if RIN is below NLPTHR2 << 4. Raising this value can help prevent NLP masking at very low signal levels.

Power-up	EC	A: Low Power Threshold (LPTHRES) Page 0 R/W Address: 1F _{hex} + Base Address								
08 _{hex}	EC	B: Low Powe	r Threshold (LPTHRES)		A12=0 R/W Address: 3F _{hex} + Base Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0		
LPTH7	LPTH6 LPTH5 LPTH4 LPTH3 L				LF	PTH2	LPTH1	LPTH0		
	Functional Description of Register Bits									

This register is used to control the RIN low power threshold. The threshold is set by LPTHRES << 4 and is compared to RIN. Raising LPTHRES makes the VEC less responsive to very small signals.

Power-up	ECA: Es	stimated Ech	o Cancellatio	n Level 2 (SU	P)	Page 1	R/W Address: 05 _{hex} + Base Address		
N/A	ECB: Es	stimated Ech	ated Echo Cancellation Level 2 (SUP) A12=0 A11=1 R/W Addre 25 _{hex} + Base A						
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0	
SUP15	SUP14	SUP13	SUP12	SUP11	S	UP10	SUP9	SUP8	
Power-up	ECA: Es	stimated Ech	o Cancellatio	n Level 1 (SU	P)	Page 1		Address: ise Address	
N/A	ECR: E	stimated Ech	o Cancellatio	n I aval 1 (SIII	D)	A12=0 A11=1	Read A	Address: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	-	3it 2	Bit 1	Bit 0	
SUP7	7 SUP6 SUP5 SUP4 SUP3 SUP2		UP2	SUP1	SUP0				
	Functional Description of Register Bits								

This register is the estimate of the level of error as compared to RUN. SUP is used to detect low-level double-talk and to select convergence speed (fast or slow). This register is a 16 bit 2's complement linear value and defaults to 4800_{hex} = 0 dB. As cancellation progresses, this value decreases with its lower limit set by ERLLOW. It is reset after a path change or reset/bypass operation.

Power-up	E	CA: Residua	l Error Signal	2 (ERR)		Page 1		Address: ise Address
N/A	E	ECB: Residual Error Signal 2 (ERR) A12=0 A11=1 Read Address: 27 _{hex} + Base Addre						
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0
ERR15	ERR14	ERR13	ERR12	ERR11	EF	RR10	ERR9	ERR8
Power-up	E	CA: Residua	l Error Signal	1 (ERR)		Page 1		Address: ise Address
Power-up N/A	E	ECA: Residua	l Error Signal	1 (ERR)		Page 1 A12=0	06 _{hex} + Ba	
	E	CB: Residua	l Error Signal	1 (ERR)		A11=1		se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0
ERR7	ERR6	ERR5	ERR4	ERR3	E	RR2	ERR1	ERR0
		•			4 D	!4		•
		Func	tional Descrip	otion of Regis	ster B	ITS		

Power-up	E	CA: Noise Le	evel Control 2	(NLINC)		Page 2		ddress: ise Address	
00 _{hex}	Е	CB: Noise Le	evel Control 2	(NLINC)		A12=1 A11=0 R/W Address: 31 _{hex} + Base Addre			
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0	
NLINC15	NLINC14	INC14 NLINC13 NLINC12 NLINC11 NLINC10 NLINC9 NLIN							
Power-up 04 _{hex}	E	CA: Noise Le		(NLINC)		Page 2 A12=1 A11=0	10 _{hex} + Ba R/W A 30 _{hex} + Ba	ddress: ase Address ddress: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0	
NLINC7	NLINC6	NLINC5	NLINC4	NLINC3	NL	INC2	NLINC1	NLINC0	
		Func	tional Descrip	otion of Regis	ter B	its			
Noise level estimator ramping rate. A lower value will give faster ramping. The default value of 4 _{hex} will provide G.168 compliance.									

Power-up	ECA: N	laximum Con	nfort Noise Le	evel 2 (NLIMIT	Γ)	Page 2		ddress: ase Address	
40 _{hex}	ECB: N	laximum Con	nfort Noise Le	evel 2 (NLIMIT	Γ)	A12=1 A11=0 R/W Address: 39 _{hex} + Base Addres			
Bit 7	Bit 6	Bit 1	Bit 0						
NLIMIT15	NLIMIT14	NLIMIT13	NLIMIT12	NLIMIT11	NL	IMIT10	NLIMIT9	NLIMIT8	
Power-up 00 _{hex}			nfort Noise Le			Page 2 A12=1 A11=0	18 _{hex} + Ba	ddress: ase Address ddress: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	I	Bit 2	Bit 1	Bit 0	
NLIMIT7	NLIMIT6	NLIMIT5	NLIMIT4	NLIMIT3	NL	IMIT2	NLIMIT1	NLIMIT0	
This registe			tional Descrip mfort noise inj				able to use. Th	nis register is	

Power-up	EC	A: NLP Ramp	-out Rate 2 (F	RAMPOUT)			Page 2 R/W Address 1B _{hex} + Base Add			
3E _{hex}	ECI	B: NLP Ramp	-out Rate 2 (F	RAMPOUT)		A12=1 A11=0				
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0		
RMPO15	RMPO14 RMPO13 RMPO12 RMPO11 RMPO10							RMPO8		
Power-up	ECA: NLP Ramp-out Rate 1 (RAMPOUT) Page 2 R/W Address: 1A _{hex} + Base Addres									
00 _{hex}	ECI	B: NLP Ramp	-out Rate 1 (F	RAMPOUT)		A12=1 A11=0		ddress: se Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0		
RMPO7	RMPO6	RMPO5	RMPO4	RMPO3	RI	ЛРО2	RMPO1	RMP00		
		Func	tional Descrip	otion of Regis	ter B	its				
This register controls how quickly the NLP turns on. RAMPOUT is nomalized to 4000 _{hex} = 1 and only values lower than this are valid. Lowering this value will cause the NLP to turn on more quickly.										

Power-up 41 _{hex}	ECA: NLP Ramp-in Rate 2 (RAMPIN)					Page 2 A12=1	R/W Address: 1D _{hex} + Base Address	
	E	ECB: NLP Ramp-in Rate 2 (RAMPIN)					R/W Address: 3D _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0
RMPI15	RMPI14	RMPI13	RMPI12	RMPI11	RI	MPI10	RMPI9	RMPI8
Power-up 00 _{hex}	ECA: NLP Ramp-in Rate 2 (RAMPIN) ECB: NLP Ramp-in Rate 2 (RAMPIN)					Page 2 A12=1 A11=0	1C _{hex} + Base Address R/W Address: 3C _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0
RMPI7	RMPI6	RMPI5	RMPI4	RMPI3	RMPI2		RMPI1	RMPI0
		Func	tional Descrip	otion of Regis	ster B	its		
							00 _{hex} = 1 and 0	

Power-up	ECA: Background Noise Level Estimate 2 (NOISLEV)					Page 3	Read Address: 03 _{hex} + Base Address	
N/A	ECB: Background Noise Level Estimate 2 (NOISLEV)					A12=1 A11=1	Read Address: 23 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0
NSL15	NSL14	NSL13	NSL12	NSL11	N:	SL10	NSL9	NSL8
Power-up N/A	ECA: Background Noise Level Estimate 1 (NOISLEV) Page 3 A12=1					Read Address: 02 _{hex} + Base Address Read Address:		
	ECB: Background Noise Level Estimate 1 (NOISLEV) A11=1						22 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0
NSL7	NSL6	NSL5	NSL4	NSL3	NSL2		NSL1	NSL0
		•			•			
		Func	tional Descri _l	otion of Regis	ster B	its		

Power-up N/A	ECA: NLP Signal Scaling Factor 2 (NLPGAIN)					Page 3	Read Address: 05 _{hex} + Base Address	
	ECB:	ECB: NLP Signal Scaling Factor 2 (NLPGAIN)					Read Address: 25 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit 0
NLPSS15	NLPSS14	NLPSS13	NLPSS12	NLPSS11	NLPSS10		NLPSS9	NLPSS8
Power-up N/A	ECA: NLP Signal Scaling Factor 1 (NLPGAIN)					Page 3	Read Address: 04 _{hex} + Base Address	
							Read Address: 24 _{hex} + Base Address	
	ECB:	NLP Signal S	caling Factor	1 (NLPGAIN)		A11=1	24 _{hex} + Ba	
Bit 7	Bit 6	NLP Signal Season	caling Factor Bit 4	1 (NLPGAIN) Bit 3		Bit 2	24 _{hex} + Ba	
Bit 7 NLPSS7					I			se Address

This register reflects the NLP attenuation, and is affected by the RAMPIN and RAMPOUT values. NLPGAIN is a 16-bit linear value which is normalized to 4000_{hex} = 1 (no attenuation). Lower values reflect more attenuation.

Power-up	ECA: N	Noise Level S	Page 3		ddress: ase Address							
01 _{hex}	ECB: N	Noise Level S	caling Factor	2 (NLSCALE)	A12=1 A11=1		ddress: ase Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	-	3it 2	Bit 1	Bit 0				
NLS15	NLS9	NLS8										
Power-up	ECA: N	Noise Level S	caling Factor	1 (NLSCALE)	Page 3		ddress: ase Address				
AA _{hex}	ECB: N	Noise Level S	caling Factor	1 (NLSCALE))	A12=1 A11=1		ddress: se Address				
Bit 7	Bit 6	3it 2	Bit 1	Bit 0								
NLS7	NLS7 NLS6 NLS5 NLS4 NLS3 NLS2 NLS1 NLS0											
•		Func	tional Descrip	otion of Regis	ter B	its		•				

This register is used to scale the comfort noise up or down. Larger values will increase the relative level of comfort noise. The default value of 01AA_{hex} will provide G.168 compliance with the Advanced NLP. The high byte is in Register 2 and the low byte is in Register 1.

Power-up 00 _{hex}	Ma	ain Control R	Page 0 A12=0 A11=0		ddress: O _{hex}								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0						
WR_all	ODE	MIRQ	MTDBI	MTDAI	Format	Law	PWUP						
	Functional Description of Register Bits												
WR_all	Write all control bit: When high, Group 0-15 Echo Cancellers Registers are mapped into 0000 _{hex} to 0003F _{hex} which is Group 0 address mapping. Useful to initialize the 16 Groups of Echo Cancellers as per Group 0. When low, address mapping is per Figure 11. Note: Only the Main Control Register 0 has the WR_all bit.												
ODE	Output Data Enable: This control bit is logically AND'd with the ODE input pin. When both ODE												
MIRQ	Mask Interrupt: When high, all the interrupts from the Tone Detectors output are masked. The Tone Detectors operate as specified in their Echo Canceller B, Control Register 2. When low, the Tone Detectors Interrupts are active. Note: Only the Main Control Register 0 has the MIRQ bit.												
MTDBI	Canceller B	is masked. The	ne Tone Detec		Detector internals specified in Eactive.								
MTDAI	Canceller A	is masked. Th	ne Tone Detec		Detector internals specified in Eactive.								
Format		M code. When			and B for a giv A and B for a g								
Law	companded Law compa	PCM code. W	/hen low, both de.	Echo Cancell	or a given grou lers A and B fo	r a given grou	ıp, accept μ-						
PWUP	are active. In placed in Portion Rin to Rout zero to one registers, Buthe Adaptive execute pro-	When low, both ower Down mo and from Sin, the echo can ase Address+te Filter coefficients.	n Echo Cancelode. In this motor to Sout with the celler A and B 00 _{hex} to Base ents. Two frare initialization	llers A and B a ode, the corres two frames de execute their Address+3F _{he} mes are neces routine is exe	and Tone Detection of Tone Det	etors for a give data are bype PWUP bit tog outine which p ower up value tialization rou	en group, are assed from agles from resets their and clears tine to						

	M	ain Control Re	nister 1 (FC	Group 1)			R/W Addr	ess: 401 _{hex}				
		ain Control Re			ess: 402 _{hex}							
	Ma	ain Control Re	egister 3 (EC				R/W Address: 403 _{hex}					
	Ma	ain Control Re	egister 4 (EC				ess: 404 _{hex}					
	Ma	ain Control Re	egister 5 (EC				ess: 405 _{hex}					
		ain Control Re	<u> </u>				ess: 406 _{hex}					
Dawes von	Ma	ain Control Re	egister 7 (EC		Page0		ess: 407 _{hex}					
Power-up 00 _{hex}	Ma	ain Control Re	egister 8 (EC	Group 1)		A12=0		ess: 408 _{hex}				
	Ma	ain Control Re	egister 9 (EC	Group 1)		A11=0	R/W Addr	ess: 409 _{hex}				
	Ма	in Control Re	gister 10 (EC	Group 1)			R/W Addr	ess: 40A _{hex}				
	Ма	in Control Re	gister 11 (EC	Group 1)			R/W Addr	ess: 40B _{hex}				
	Ма	in Control Re	gister 12 (EC	Group 1)			R/W Addr	ess: 40C _{hex}				
	Ма	in Control Re	gister 13 (EC	Group 1)			R/W Addr	ess: 40D _{hex}				
	Ma	in Control Re	gister 14 (EC	Group 1)			R/W Addr	ess: 40E _{hex}				
	Ма	in Control Re	gister 15 (EC	Group 1)			R/W Addr	ess: 40F _{hex}				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	l l	Bit 2	Bit 1	Bit 0				
Unused	Unused	Unused	MTDBI	MTDAI	l l	rmat	Law	PWUP				
			ional Descrip	tion of Regis	ster Bi	its						
Unused	Unused bits											
MTDDI		Detector B Inte										
MTDBI		is masked. Th When low, the					ecno Cancelle	er B, Control				
		Detector A Inte					runt output fro	m Echo				
MTDAI		is masked. Th										
		When low, the										
	ITU-T/Sign	Mag: When hi	gh, both Echo	Cancellers A	and B	for a giv	en group, acc	ept ITU-T				
Format		M code. When	low, both Ech	o Cancellers A	A and	B for a g	iven group, ad	ccept sign-				
	magnitude F											
		hen high, both										
Law		PCM code. W		∟cno Cancell	iers A	and B to	r a given grou	ıp, accept μ-				
	Law companded PCM code.											
PWUP	Power-UP: When high, both Echo Cancellers A and B and Tone Detectors for a given group, are active. When low, both Echo Cancellers A and B and Tone Detectors for a given group, are											
		placed in Power Down mode. In this mode, the corresponding PCM data are bypassed from										
		Rin to Rout and from Sin to Sout with two frames delay. When the PWUP bit toggles from										
		zero to one, the echo cancellers A and B execute their initialization routine which presets their										
	registers, Base Address+00 _{hex} to Base Address+3F _{hex} , to default Reset Value and clears the											
		ter coefficients										
		nce the initializ		s executed, th	ie usei	r can set	tne per chanr	nei Control				
	Registers to	or their specific	application.									

Power-up 00 _{hex}		Interrup	t FIFO Regist	ter		Page 0 A12=0 A11=0	R/W A	ddress: 0 _{hex}			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	3it 2	Bit 1	Bit 0			
IRQ	0	0	12	I1	10						
		Func	tional Descrip	ption of Regis	ter B	its					
IRQ	0000 _{hex} to 0 Echo Cance	0003F _{hex} whic ellers as per G	h is Group 0 a	0-15 Echo Car address mappi low, address i l bit.	ng. U	seful to in	nitialize the 16	Groups of			
0	Unused bits	Unused bits. Always zero.									
I<4:0>		•		el number at w ble is detected				•			

Power-up 00 _{hex}		Tes	st Register			Page 0 A12=0 A11=0	R/W A	ddress: 1 _{hex}
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	[3it 2	Bit 1	Bit 0
Reserved	Reserved	Reserved	Reserved	Reserved		Reserved	Reserved	
		Func	tional Descri	ption of Regis	ster E	Bits		
Reserved	Reserved b	its. Must alwa	ys be set to ze	ero for normal	opera	ition.		
Tirq	any change its correspo	to MTDBI and	d MTDAI bits of number will b	ineer to verify of the Main Co e available fro	ntrol I	Register	will cause an i	nterrupt and

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage (V _{DD1})	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage (V _{DD2})	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I3}	V _{SS} - 0.5	V _{DD1} +0.5	V
4	Input Voltage on any 5 V Tolerant I/O pins	V _{I5}	V _{SS} - 0.3	7.0	V
5	Continuous Current at digital outputs	Io		20	mA
6	Package power dissipation	P _D		2	W
7	Storage temperature	T _S	-55	150	°C

^{*} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated

	Characteristics	Sym.	Min,	Typ. [‡]	Max.	Units
1	Operating Temperature	T _{OP}	-40		+85	°C
2	I/O Supply Voltage (V _{DD_IO})	V_{DD1}	3.0	3.3	3.6	V
3	Core Supply Voltage (V _{DD_CORE})	V_{DD2}	1.6	1.8	2.0	V
4	Input High Voltage on 3.3 V tolerant I/O	V_{IH3}	0.7V _{DD1}		V_{DD1}	V
5	Input High Voltage on 5 V tolerant I/O pins	V_{IH5}	0.7V _{DD1}		5.5	V
6	Input Low Voltage	V_{IL}			0.3V _{DD1}	V

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

$\textbf{DC Electrical Characteristics}^{\dagger} \text{ - Voltages are with respect to ground } (V_{ss}) \text{ unless otherwise stated}.$

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
		Static Supply Current	I _{CC}			250	μΑ	RESET = 0
1		IDD_IO (V _{DD1} = 3.3 V)	I _{DD_IO}		10		mA	All 32 channels active
		IDD_CORE (V _{DD2} = 1.8 V)	I _{DD_CORE}		65		mA	All 32 channels active
2		Power Consumption	P _C		150		mW	All 32 channels active
3	N P	Input High Voltage	V _{IH}	0.7V _{DD1}			٧	
4	Ü	Input Low Voltage	V _{IL}			0.3V _{DD1}	V	
5	S	Input Leakage Input Leakage on Pullup Input Leakage on Pulldown	I _{IH} /I _{IL} I _{LU} I _{LD}		-30 30	10 -55 65	μΑ μΑ μΑ	$V_{\rm IN}=V_{\rm SS}$ to $V_{\rm DD1}$ or 5.5 V $V_{\rm IN}=V_{\rm SS}$ $V_{\rm IN}=V_{\rm DD1}$ See Note 1
6		Input Pin Capacitance	C _I			10	pF	
7	0	Output High Voltage	V _{OH}	0.8V _{DD1}			V	I _{OH} = 12 mA
8	T P	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
9	U	High Impedance Leakage	I _{OZ}			10	μΑ	$V_{IN}=V_{SS}$ to 5.5 V
10	S	Output Pin Capacitance	Co			10	pF	

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} =3.3 V and are for design aid only: not guaranteed and not subject to production testing.

Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}).

AC Electrical Characteristics † - Timing Parameter Measurement Voltage Levels - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{TT}	0.5V _{DD1}	V	
2	CMOS Rise/Fall Threshold Voltage High	V_{HM}	0.7V _{DD1}	V	
3	CMOS Rise/Fall Threshold Voltage Low	V_{LM}	0.3V _{DD1}	V	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - Frame Pulse and C4i

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Frame pulse width (ST-BUS, GCI)	t _{FPW}	20		2* t _{CP} -20	ns	
2	Frame Pulse Setup time before C4i falling (ST-BUS or GCI)	t _{FPS}	10	122	150	ns	
3	Frame Pulse Hold Time from C4i falling (ST-BUS or GCI)	t _{FPH}	10	122	150	ns	
4	C4i Period	t _{CP}	190	244	300	ns	
5	C4i Pulse Width High	t _{CH}	85		150	ns	
6	C4i Pulse Width Low	t _{CL}	85		150	ns	
7	C4i Rise/Fall Time	t _r , t _f			10	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - Serial Streams for ST-BUS and GCI Backplanes

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Rin/Sin Set-up Time	t _{SIS}	10			ns	
2	Rin/Sin Hold Time	t _{SIH}	10			ns	
3	Rout/Sout Delay - Active to Active	t _{SOD}			60	ns	C _L =150 pF
4	Output Data Enable (ODE) Delay	t _{ODE}			30	ns	C _L =150 pF, R _L =1 K See Note 1

AC Electrical Characteristics[†] - Master Clock - Voltages are with respect to ground (V_{SS}). unless otherwise stated.

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	Master Clock Frequency, - Fsel = 0 - Fsel = 1	f _{MCF0}	19.0 9.5	20.0 10.0	21.0 10.5	MHz MHz	
2	Master Clock Low	t _{MCL}	20			ns	
3	Master Clock High	t _{MCH}	20			ns	

[‡] Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

Note1: High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	0			ns	
3	Address setup from DS falling	t _{ADS}	0			ns	
4	CS hold after DS rising	t _{CSH}	0			ns	
5	R/W hold after DS rising	t _{RWH}	0			ns	
6	Address hold after DS rising	t _{ADH}	0			ns	
7	Data delay on read	t _{DDR}			79	ns	
8	Data hold on read	t _{DHR}	3		15	ns	
9	Data setup on write	t _{DSW}	0			ns	
10	Data hold on write	t _{DHW}	0			ns	
11	Acknowledgment delay	t _{AKD}			80	ns	
12	Acknowledgment hold time	t _{AKH}	0		8	ns	
13	IRQ delay	t _{IRD}	20		65	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.




Figure 14 - ST-BUS Timing at 2.048 Mbps




Figure 15 - GCI Interface Timing at 2.048 Mbps




Figure 16 - Output Driver Enable (ODE)




Figure 17 - Master Clock





Figure 18 - Motorola Non-Multiplexed Bus Timing



	Control D			Altern. D	imensions				
Symbol	in milli	metres		in inches					
	MIN	MAX		MIN	MAX				
Α		1.60			0.063				
A1	0.05	0.15		0.002	0.006				
A2	1.35	1.45		0.053	0.057				
D	16.00) BSC		0.630) BSC				
D1	14.00) BSC		0.55	1 BSC				
E	16.00) BSC		0.630) BSC				
E1	14.00) BSC		0.55	1 BSC				
L	0.45	0.75		0.018	0.030				
е	0.50	BSC		0.020) BSC				
Ь	0.17	0.27		0.007	0.011				
С	0.09	0.20		0.004	0.008				
	Pin features								
Z	100								
ND	25								
NE	25								
NOTE	SQUARE								

Conforms to JEDEC MS-026 BED Iss. C


Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm. 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/023 (Swindon)


© Zarlink	Semiconductor	2002 All right	ts reserved.			Package Code Q C
ISSUE	1	2	3		Previous package codes	Package Outline for 100 lead
ACN	201373	207144	212447	ZARLINK SEMICONDUCTOR	GP / B	LQFP (14 x 14 x 1.4mm) 2.0mm Footprint
DATE	290ct96	15Jul99	26Mar02	32MTed ND de 10 K	,	'
APPRD.						GPD00253

BOTTOM VIEW



	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Î [0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0					l				0	0	0	0	E
	0	0	0	0									0	0	0	0	F
	0	0	0	0			_	0	1 -	_			-	0	-	-	G
Е —			0				0		_	-		_		0			Н
_			0					0						0			J
1			0				0	0	0	0				0			K
	-	_	0	-					_				_	0	_	-	L
			0											0	-		М
							0										N
							0										P
							0										R
	0	0	0	0	0	0	0	0	0	0	0	0	•	•	0	0	T
-												_					
									•			С.	_	-	-		
							-	()								

MIN	MAX						
1.10	1.50						
0.30	0.50						
0.49	0.59						
16.80	17.20						
14.80	15.20						
16.80	17.20						
14.80	15.20						
0.40	0.60						
1.00							
2	80						
Conforms to JEDEC MO-192							
	1.10 0.30 0.49 16.80 14.80 16.80 14.80 0.40						



NOTES: -

- Controlling dimensions are in MM.
 Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.
- 6. Ball diameter and standoff different from Jedec Spec MO-192

© Zarlink S	Zarlink Semiconductor 2002 All rights reserved.						
ISSUE	1						
ACN	26Sep02						
DATE	213468						
APPRD.							



	Package Code G
Previous package codes	Package Outline for 208 Ball LBGA (17 x 17 x 1.3mm)
	GPD00799



For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE