

General Description

The AOD446 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.

Features


V_{DS} (V) = 75V

I_D = 10 A (V_{GS} = 20V)

$R_{DS(ON)}$ < 130 m Ω (V_{GS} = 20V)

$R_{DS(ON)}$ < 140 m Ω (V_{GS} = 10V)

$R_{DS(ON)}$ < 165 m Ω (V_{GS} = 4.5V)



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	75	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ^G	$T_C=25^\circ\text{C}$	10	A
	$T_C=100^\circ\text{C}$	10	
Pulsed Drain Current ^C	I_{DM}	20	
Avalanche Current ^C	I_{AR}	10	A
Repetitive avalanche energy $L=0.3\text{mH}$ ^C	E_{AR}	15	mJ
Power Dissipation ^B	$T_C=25^\circ\text{C}$	20	W
	$T_C=100^\circ\text{C}$	10	
Power Dissipation ^A	$T_A=25^\circ\text{C}$	2.1	W
	$T_A=70^\circ\text{C}$	1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	17.4	30	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^A		Steady-State	50	60
Maximum Junction-to-Case ^B	$R_{\theta JC}$	4	7.5	$^\circ\text{C/W}$

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=10\text{mA}$, $V_{GS}=0\text{V}$	75			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}$, $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1	μA
					5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 20\text{V}$			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1	2.4	3	V
$I_{D(ON)}$	On state drain current	$V_{GS}=10\text{V}$, $V_{DS}=5\text{V}$	20			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=20\text{V}$, $I_D=5\text{A}$		100	130	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		180	220	
		$V_{GS}=10\text{V}$, $I_D=5\text{A}$		105	140	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=2\text{A}$		120	165	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=10\text{A}$		9		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}$, $V_{GS}=0\text{V}$		0.79	1	V
I_S	Maximum Body-Diode Continuous Current				10	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=30\text{V}$, $f=1\text{MHz}$		293	350	pF
C_{oss}	Output Capacitance			51		pF
C_{rss}	Reverse Transfer Capacitance			20		pF
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$		2.2	3	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$, $V_{DS}=37.5\text{V}$, $I_D=5\text{A}$		5.2	6.5	nC
$Q_g(4.5\text{V})$	Total Gate Charge			2.46	3.5	nC
Q_{gs}	Gate Source Charge			1		nC
Q_{gd}	Gate Drain Charge			1.34		nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}$, $V_{DS}=37.5\text{V}$, $R_L=7.5\Omega$, $R_{GEN}=3\Omega$		4.6		ns
t_r	Turn-On Rise Time			2.3		ns
$t_{D(off)}$	Turn-Off Delay Time			14.7		ns
t_f	Turn-Off Fall Time			1.7		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=5\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		25	30	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=5\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		27		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any a given application depends on the user's specific board design, and the maximum temperature to 175°C may be used if the PCB allows it.

B: The power dissipation P_D is based on $T_{J(MAX)}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=175^\circ\text{C}$.

D: The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175^\circ\text{C}$.

G: The maximum current rating is limited by bond-wires.

H: These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).

Rev3: Sep 2008

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

