



Integrated Device Technology, Inc.

128K x 16
64K x 16
32K x 16
CMOS DUAL-PORT RAM
(SHARED MEMORY MODULE)

IDT7MB6036
IDT7MB6046
IDT7MB6056

FEATURES:


- High density 2 megabit/1 megabit/512K-bit CMOS Dual-Port static RAM (shared memory modules)
- Fully asynchronous read/write operation from either port
- Port arbitration/multiplexing logic by custom FCT chip set
- Memory array comprised of industry standard static RAM component
- Fast access time
- 40ns (max.)
- Versatile controls: \overline{BUSY} output flag and separate controls for lower and upper byte writes on each port
- Master/Slave control on-board for expanding word width
- Multiple GND and Vcc pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Single 5V ($\pm 10\%$) power supply

DESCRIPTION:

The Shared Memory Module provides two ports with separate control, address and Data I/O pins that permit independent access for read or writes to any location in the memory array. Using the on-board Master/Slave input allows these modules to be used as building blocks in 32-bit or more-bit systems requiring full speed operation without additional discrete logic.

In the Master Mode, the Shared Memory Module arbitrates asynchronously between the left and right ports \overline{CS} inputs. The first to arrive is granted exclusive access to the entire RAM array for as long as its \overline{CS} is asserted. If both ports attempt simultaneous access, the losing port will have its \overline{BUSY} asserted until the winning port completes its access, at which time the second port will be granted its own exclusive access to the entire RAM array. See application note AN-74 for more details regarding proper module operating modes.

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



2688 drw 01

COMMERCIAL TEMPERATURE RANGE

APRIL 1992


©1992 Integrated Device Technology, Inc.

DSC-7039/3

1

7-5-1

PIN CONFIGURATION (1, 2)



2688 drw 02

NOTES:

1. Pins 7 and 57 must be grounded for proper operation of the 7MB6046 module.
2. Pins 6, 7, 56 and 57 must be grounded for proper operation of the 7MB6056 module.

PIN DESCRIPTION

Symbol	Description
V _{CC}	Power
GND	Ground
A _{0-16L}	Left Port Address
D _{0-15L}	Left Port Data
A _{0-16R}	Right Port Address
D _{0-15R}	Right Port Data
R/W	Read/Write Control
CS	Active Low Chip Select
DSL	Data Strobe for Lower Byte
DSU	Data Strobe for Upper Byte
OEL	Output Enable for Lower Byte
OEU	Output Enable for Upper Byte
BSY _L or L/R _{IN}	Left Busy Output for Stand Alone or Master Mode. Left or Right Port Select Input for Slave Mode.
BSY _R or SEL _{IN}	Right Busy Output for Stand Alone or Master Mode. RAM Array Select Input for Slave Mode.
L/R _{OUT}	Left or Right Port Select Output on Master to be Connected to L/R _{IN} Input on One or More Slaves when Width Expansion is Required.
SEL _{OUT}	RAM Array Select Output on Master to be Connected to SEL _{IN} Input on One or More Slaves when Width Expansion is Required.
M/S	Master/Slave signal for cascading master w/one or more slaves.

2688 tbl 01

7

7-7-2

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 2688 tbl 02
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	20	pF
COUT	Output Capacitance	VOUT = 0V	20	pF

2688 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2688 tbl 04
1. VIL = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2688 tbl 05

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	VCC = Max. VIN = GND to VCC	—	15	µA
ILO	Output Leakage Current	VCC = Max. CS = VIH, VOUT = GND to VCC	—	15	µA
ICC	Dynamic Operating Current	VCC = Max., CS ≤ VIL, f = fMAX, Output Open	—	520	mA
ISB	Standby Power Supply Current	CS ≥ VIH, VCC = MAX. Outputs Open, f = fMAX.	—	200	mA
VOH	Output High Voltage	VCC = Min. IOH = -8mA	2.4	—	V
VOL	Output Low Voltage	VCC = Min. IOL = 16mA	—	0.4	V


2688 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2688 tbl 07


1-7-3



2688 drw 03

Figure 1. Output Load

*Including scope and jig.



2688 drw 04

Figure 1. Output Load
(for tohz and tolz)

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$)

Symbol	Parameter	-40		-50		-60		-70		-85		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
No Contention Read														
t _{RC}	Read Cycle Time	40	—	50	—	60	—	70	—	85	—	100	—	ns
t _{AA}	Address Access Time	—	40	—	50	—	60	—	70	—	85	—	100	ns
t _{ACS}	Chip Select Access Time	—	40	—	50	—	60	—	70	—	85	—	100	ns
t _{OE}	Output Enable to Data Valid	22	—	—	27	—	32	—	37	—	42	—	47	ns
t _{OH}	O/P Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OLZ} ⁽¹⁾	\overline{OE} to Output in Low-Z	8	—	8	—	8	—	8	—	8	—	8	—	ns
t _{OHZ} ⁽¹⁾	\overline{OE} to Output in High-Z	—	7.5	—	7.5	—	7.5	—	7.5	—	7.5	—	7.5	ns
No Contention Write														
t _{WC}	Write Cycle Time	40	—	50	—	60	—	70	—	85	—	100	—	ns
t _{AW}	Address Valid to End of Write	35	—	45	—	50	—	60	—	75	—	90	—	ns
t _{CW}	\overline{CS} to End of Write	35	—	45	—	50	—	60	—	75	—	90	—	ns
t _{AS}	Address Set-Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{CDS}	\overline{CS} to Data Strobe	15	—	15	—	15	—	15	—	15	—	15	—	ns
t _{DS}	Data Strobe Width	20	—	25	—	30	—	35	—	50	—	60	—	ns
t _{WR}	Write Recovery Time	3	—	3	—	5	—	5	—	5	—	5	—	ns
t _{DW}	Data Valid to End of Write	22	—	22	—	25	—	30	—	45	—	50	—	ns
t _{DH}	Data Hold from End of Write	5	—	5	—	5	—	5	—	10	—	10	—	ns
Contention Read														
t _{CB}	\overline{CS} to BUSY	—	12	—	12	—	12	—	15	—	20	—	20	ns
t _{BD}	Busy Negate to Data Valid	—	40	—	50	—	60	—	70	—	85	—	100	ns
Contention Write														
t _{CB}	\overline{CS} to BUSY	—	12	—	12	—	12	—	15	—	20	—	20	ns
t _{BDS}	Busy Negate to Data Strobe	7	—	7	—	7	—	10	—	15	—	15	—	ns
Slave Timing														
t _{LR}	\overline{CS} to L/R Output	—	11	—	11	—	11	—	15	—	20	—	20	ns
t _{SEL}	\overline{CS} to Select Output	—	14	—	14	—	14	—	15	—	20	—	20	ns
t _{APS}	Arbitration Priority Set-up Time	5	—	5	—	5	—	5	—	5	—	5	—	ns


NOTE:
1. This parameter guaranteed by design but not tested.

2688 tbl 08

7


7-7-4

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2688 drw 05

TIMING WAVEFORM OF WRITE CYCLE (\overline{CS} CONTROLLED)



2688 drw 06

TIMING WAVEFORM OF WRITE CYCLE (\overline{DS} CONTROLLED)



2688 drw 07


NOTES:

1. R/W = VIH.
2. Transition is measured +200mV from steady state with 5pF load (including scope and jig). This parameter guaranteed by design, but not tested.

1-7-5

TIMING WAVEFORM OF CONTENTION READ, (\overline{CS} ARBITRATION)


\overline{CS}_L VALID FIRST:



2688 drw 08


TIMING WAVEFORM OF CONTENTION WRITE, (\overline{CS} ARBITRATION)

\overline{CS}_R VALID FIRST:



2688 drw 09

TIMING WAVEFORM OF SLAVE⁽²⁾



2688 drw 10

NOTES:


1. t_{APS} is only necessary to guarantee left side access. Within this set-up time, one side or the other will gain access, but neither will have priority.
2. \overline{CS} inputs are ignored when configured as a Slave, allowing the Master to control port selection with L/\overline{R}_{OUT} and SEL_{OUT} signals.

7

7-7-6


PACKAGE DIMENSIONS

7MB6036



2688 drw 11


7MB6046



2688 drw 12

7-7-7

7MB6056



2688 drw 13

7

7-7-8