


### FEATURES

- Complete Dual 12-Bit DAC
- No External Components
- Single +5 Volt Operation
- 1 mV/Bit with 4.095 V Full Scale
- True Voltage Output,  $\pm 5$  mA Drive
- Very Low Power: 5 mW

### APPLICATIONS

- Digitally Controlled Calibration
- Portable Equipment
- Servo Controls
- Process Control Equipment
- PC Peripherals

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The AD8582 is a complete, parallel input, dual 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost, and ease-of-use in +5 volt only systems.

Included on the chip, in addition to the DACs, are a rail-to-rail amplifier, latch and reference. The reference ( $V_{REF}$ ) is trimmed to 2.5 volts output, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.

The AD8582 is coded natural binary. The op amp output swings from 0 volt to +4.095 volts for a one-millivolt-per-bit resolution, and is capable of driving  $\pm 5$  mA. Operation down to 4.3 V is possible with output load currents less than 1 mA.

The high speed parallel data interface connects to the fastest processors without wait states. The double-buffered input structure allows the user to load the input registers one at a time, then a single load strobe tied to both LDA + LDB inputs will update both DAC outputs simultaneously. LDA and LDB can also be activated independently to immediately update their respective DAC registers. An address input decodes DAC A or DAC B when the chip select  $\overline{CS}$  input is strobed. An asynchronous reset input sets the output to zero scale. The MSB bit can be used to establish a preset to midscale when the reset input is strobed.

The AD8582 is available in the 24-pin plastic DIP and the surface mount SOIC-24. Each part is fully specified for operation over  $-40$  C to  $+85$  C, and the full +5 V  $\pm 5\%$  power supply range.




Figure 1. Minimum Supply Voltage vs. Load

### ORDERING INFORMATION<sup>1</sup>

Model	Temperature Range	Package Description	Package Option <sup>2</sup>
AD8582AN	-40 C to +85 C	24-Pin Plastic DIP	N-24
AD8582AR	-40 C to +85 C	24-Lead SOIC	SOL-24
AD8582CCHIPS	+25 C	Die	

### NOTES

- <sup>1</sup>For the specifications contact your local Analog Devices sales office. The AD8582 contains 1270 transistors.
- <sup>2</sup>For outline information see Package Information section.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at <http://www.analog.com>.

# AD8582—SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS (@ $V_{DD} = +5.0\text{ V} \pm 5\%$ , $R_L = \text{No Load}$ , $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ , unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Units
<b>STATIC PERFORMANCE</b>						
Resolution	N	Note 1	12			Bits
Relative Accuracy	INL		2	$\pm 3/4$	+2	LSB
Differential Nonlinearity	DNL	Monotonic	1	$\pm 3/4$	+1	LSB
Zero-Scale Error	$V_{ZSE}$	Data = 000 <sub>10</sub>		+0.2	+3	mV
Full-Scale Voltage	$V_{FS}$	Data = FFF <sub>10</sub> <sup>2</sup>	4.079	4.095	4.111	V
Full-Scale Tempo	$TCV_{FS}$	Notes 2 and 3		$\pm 16$		ppm/°C
<b>MATCHING PERFORMANCE</b>						
Linearity Matching Error	$\Delta V_{LS}/A/B$			$\pm 1$		LSB
<b>REFERENCE OUTPUT</b>						
Output Voltage	$V_{REF}$	Note 4	2.484	2.500	2.516	V
Output Source Current	$I_{REF}$				-5	mA
Line Rejection	$LN_{REF}$				0.08	%/V
Load Regulation	$LD_{REF}$	$I_{REF} = 0\text{ mA to }5\text{ mA}$			0.1	%/mA
<b>ANALOG OUTPUT</b>						
Output Current	$I_{OUT}$	Data = 800 <sub>10</sub>			$\pm 5$	mA
Load Regulation at Half Scale	$LD_{REF}$	$R_L = 402\ \Omega$ to $\infty$ , Data = 800 <sub>10</sub>		1	3	LSB
Capacitive Load	$C_L$	No Oscillation <sup>3</sup>		500		pF
<b>DYNAMIC CHARACTERISTICS<sup>3</sup></b>						
Crosstalk	$C_T$			>64		dB
Voltage Output Settling Time <sup>3</sup>	$t_s$	To $\pm 1$ LSB of Final Value		16		$\mu\text{s}$
Digital Feedthrough	$F_d$	Signal Measured at DAC Output, While Changing Data (LDA = LDB = "1")		35		nV s
<b>LOGIC INPUTS</b>						
Logic Input Low Voltage	$V_{IL}$		2.4		0.8	V
Logic Input High Voltage	$V_{IH}$					V
Input Leakage Current	$I_{II}$	Note 3			10	$\mu\text{A}$
Input Capacitance	$C_{II}$				10	pF
<b>TIMING SPECIFICATIONS<sup>3,4</sup></b>						
Chip Select Pulse Width	$t_{CSW}$		30			ns
DAC Select Setup	$t_{AS}$		30			ns
DAC Select Hold	$t_{AH}$		0			ns
Data Setup	$t_{DS}$		30			ns
Data Hold	$t_{DH}$		10			ns
Load Setup	$t_{LS}$		20			ns
Load Hold	$t_{LH}$		10			ns
Load Pulse Width	$t_{LPW}$		20			ns
Reset Pulse Width	$t_{RSW}$		30			ns
<b>SUPPLY CHARACTERISTICS</b>						
Positive Supply Current	$I_{DD}$	$V_{IH} = 2.4\text{ V}$ , $V_{IL} = 0.8\text{ V}$ $V_{IF} = 0\text{ V}$ , $V_{DD} = +5\text{ V}$		4	7	mA
Power Dissipation <sup>7</sup>	$P_{DISS}$	$V_{IH} = 2.4\text{ V}$ , $V_{IL} = 0.8\text{ V}$ $V_{IF} = 0\text{ V}$ , $V_{DD} = +5\text{ V}$		20	35	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$		0.002	0.004	%/%

### NOTES

<sup>1</sup>1 LSB = 1 mV for 0 V to +4.095 V output range.

<sup>2</sup>Includes internal voltage reference error.

<sup>3</sup>These parameters are guaranteed by design and not subject to production testing.

<sup>4</sup>Very little sink current is available at the  $V_{REF}$  pin. Use external buffer if setting up a virtual ground.

<sup>5</sup>Settling time is not guaranteed for the first six codes 0 through 5.

<sup>6</sup>All input control signals are specified with  $t_r = t_f = 5\text{ ns}$  (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

<sup>7</sup>Power dissipation is a calculated value  $I_{DD} \cdot 5\text{ V}$ .

Specifications subject to change without notice.