

# **NPN Silicon Power Transistors**SWITCHMODE™ Bridge Series

... specifically designed for use in half bridge and full bridge off line converters.

- Excellent Dynamic Saturation Characteristics
- Rugged RBSOA Capability
- Collector–Emitter Sustaining Voltage V<sub>CEO(sus)</sub> 400 V
- Collector–Emitter Breakdown V<sub>(BR)CES</sub> 650 V
- State-of-Art Bipolar Power Transistor Design
- Fast Inductive Switching:

 $t_{fi} = 25 \text{ ns (Typ)} @ 100^{\circ}\text{C}$  $t_{c} = 50 \text{ ns (Typ)} @ 100^{\circ}\text{C}$ 

 $t_{sv} = 1 \ \mu s \ (Typ) \ @ \ 100^{\circ} C$ 

- Ultrafast FBSOA Specified
- 100°C Performance Specified for:

**RBSOA** 

Inductive Load Switching Saturation Voltages Leakages

#### **MAXIMUM RATINGS**

Rating	Symbol	MJ16110	MJW16110	Unit
Collector–Emitter Sustaining Voltage	V <sub>CEO(sus)</sub>	400		Vdc
Collector–Emitter Breakdown Voltage	V <sub>CES</sub>	650		Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	6		Vdc
Collector Current — Continuous — Pulsed (1)	I <sub>C</sub>	15 20		Adc
Base Current — Continuous — Pulsed (1)	I <sub>B</sub>	10 15		Adc
Total Power Dissipation  @ T <sub>C</sub> = 25°C  @ T <sub>C</sub> = 100°C  Derated above 25°C	P <sub>D</sub>	175 100 1	135 54 1.09	Watts W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-65 to 200	-55 to 150	°C

#### THERMAL CHARACTERISTICS


Thermal Resistance — Junction to Case	$R_{ heta JC}$	1	0.92	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T <sub>L</sub>	27	75	°C


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.

## MJ16110\* MJW16110\*

\*Not Recommended for New Design

POWER TRANSISTORS
15 AMPERES
400 VOLTS
175 AND 135 WATTS





## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERI	ISTICS (1)						
Collector–Emitter Sustaining Voltage (Table 1) (I <sub>C</sub> = 20 mAdc, I <sub>B</sub> = 0)			V <sub>CEO(sus)</sub>	400	_	_	Vdc
Collector Cutoff Current $(V_{CE} = 650 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V})$ $(V_{CE} = 650 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}, T_{C} = 100^{\circ}\text{C})$		I <sub>CEV</sub>	_		100 1000	μAdc	
Collector Cutoff Cu	Collector Cutoff Current ( $V_{CE} = 650 \text{ Vdc}$ , $R_{BE} = 50 \Omega$ , $T_{C} = 100^{\circ}\text{C}$ )		I <sub>CER</sub>	_	_	1000	μAdc
Emitter–Base Leakage (V <sub>EB</sub> = 6 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	_	_	10	μAdc	
ON CHARACTERIS	STICS (1)						
Collector–Emitter Saturation Voltage $ \begin{aligned} &(I_C=5\text{ Adc},I_B=0.5\text{ Adc})\\ &(I_C=10\text{ Adc},I_B=1.2\text{ Adc})\\ &(I_C=10\text{ Adc},I_B=2\text{ Adc})\\ &(I_C=10\text{ Adc},I_B=2\text{ Adc})\\ &(I_C=10\text{ Adc},I_B=2\text{ Adc},T_C=100^\circ\text{C}) \end{aligned} $		V <sub>CE(sat)</sub>	1111	0.3 0.7 0.3 0.4	0.9 2.0 1.0 1.5	Vdc	
Base–Emitter Saturation Voltage ( $I_C = 10$ Adc, $I_B = 2$ Adc) ( $I_C = 10$ Adc, $I_B = 2$ Adc, $T_C = 100$ °C)		V <sub>BE(sat)</sub>	_	1.2 1.2	1.5 1.5	Vdc	
DC Current Gain (	I <sub>C</sub> = 15 Adc, V <sub>CE</sub> = 5 Vdc)		h <sub>FE</sub>	6	12	20	_
DYNAMIC CHARAC	CTERISTICS						
Dynamic Saturation		V <sub>CE(dsat)</sub>	See Figures 11, 12, and 13		V		
Output Capacitance (V <sub>CE</sub> = 10 Vdc, I <sub>E</sub> = 0, f <sub>test</sub> = 1 kHz)		C <sub>ob</sub>	_	_	400	pF	
SWITCHING CHAR	ACTERISTICS						
Inductive Load (7	Table 1)						
Storage			t <sub>sv</sub>	_	700	1500	ns
Crossover		T <sub>J</sub> = 25°C	t <sub>c</sub>	_	45	150	
Fall Time	$I_C = 10 \text{ A}, I_{B1} = 1 \text{ A},$		t <sub>fi</sub>	_	20	75	
Storage	$V_{BE(off)} = 5 \text{ V},$ $V_{CE(pk)} = 250 \text{ V}$		t <sub>sv</sub>	_	1000	2000	
Crossover	- OZ(ph)	T <sub>J</sub> = 100°C	t <sub>c</sub>	_	50	200	
Fall Time			t <sub>fi</sub>	_	25	125	
Resistive Load (T	Table 2)						
Delay Time	$I_{C} = 10 \text{ A, } I_{B1} = 1 \text{ A,}$ $V_{CC} = 250 \text{ V,}$ $PW = 30 \mu\text{s,}$ $Duty Cycle = \leq 2\%$		t <sub>d</sub>	_	15	_	ns
Rise Time		I <sub>B2</sub> = 2 A,	t <sub>r</sub>	_	330	_	
Storage Time		$R_{B2} = 4 \Omega$	t <sub>s</sub>	_	800	_	
Fall Time			t <sub>f</sub>	_	110	_	
Storage Time		.,,	t <sub>s</sub>	_	500	_	
Fall Time	1	$V_{BE(off)} = 5 V$	t <sub>f</sub>	_	250	_	1

<sup>(1)</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\leq$  2%.

 $t_{f}$ 

#### TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain

Figure 2. Collector–Emitter Saturation Voltage




Figure 3. Collector-Emitter Saturation Region

Figure 4. Base-Emitter Saturation Region




Figure 5. Capacitance

#### TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

$$I_C/I_B = 10, T_C = 100^{\circ}C, V_{CE(pk)} = 250 \text{ V}$$




Figure 6. Storage Time

Figure 7. Crossover Time




Figure 8. Fall Time




Figure 9. Inductive Switching Measurements




Figure 10. Peak Reverse Base Current

**Table 1. Inductive Load Switching** 





Table 2. Resistive Load Switching






Figure 11. Definition of Dynamic Saturation
Measurement

### DYNAMIC SATURATION VOLTAGE

For bipolar power transistors low DC saturation voltages are achieved by conductivity modulating the collector region. Since conductivity modulation takes a finite amount of time, DC saturation voltages are not achieved instantly at turn–on. In bridge circuits, two transistor forward converters, and two transistor flyback converters dynamic saturation characteristics are responsible for the bulk of dynamic losses. The MJ16110 has been designed specifically to minimize these losses. Performance is roughly four times better than the original version of MJ16010.

From a measurement point of view, dynamic saturation voltage is defined as collector–emitter voltage at a specific point in time after  $I_{B1}$  has been applied, where t=0 is the 90% point on the  $I_{B1}$  rise time waveform, This definition is illustrated in Figure 11. Performance data was taken in the circuit that is shown in Figure 13. The 24 volt rail allows a Tektronix 2445 or equivalent scope to operate at 1 volt per division without input amplifier saturation.

Dynamic saturation performance is illustrated in Figure 12. The MJ16110 reaches DC saturation levels in approximately 2  $\mu$ s, provided that sufficient base drive is provided. The dependence of dynamic saturation voltage upon base drive suggests a spike of  $I_{B1}$  at turn—on to minimize dynamic saturation losses, and also avoid overdrive at turn—off. However, in order to simulate worst case conditions the guaranteed dynamic saturation limits in this data sheet are specified with a constant level of  $I_{B1}$ .




Figure 12. Dynamic Saturation Voltage




Figure 13. Dynamic Saturation Test Circuit

#### **GUARANTEED SAFE OPERATING AREA INFORMATION**




Figure 14. Forward Bias Safe Operating Area

Figure 15. Reverse Bias Safe Operating Area




Figure 16. Switching Safe Operating Area




Figure 17. Power Derating




Figure 18. Thermal Response

## SAFE OPERATING AREA INFORMATION FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data in Figure 14 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 14 may be found at any case temperature by using the appropriate curve on Figure 17.

 $T_{J(pk)}$  may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Biased Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 15 gives the RBSOA characteristics.

## SWITCHMODE DESIGN CONSIDERATIONS FBSOA

Allowable dc power dissipation in bipolar power transistors decreases dramatically with increasing collector–emitter voltage. A transistor which safely dissipates 100 watts at 10 volts will typically dissipate less than 10 watts at its rated  $V_{(BR)CEO(sus)}$ . From a power handling point of view, current and voltage are not interchangeable (see Application Note AN875).

#### TURN-ON

Safe turn—on load line excursions are bounded by pulsed FBSOA curves. The 10 µs curve applies for resistive loads, most capacitive loads, and inductive loads that are clamped by standard or fast recovery rectifiers. Similarly, the 100 ns

curve applies to inductive loads which are clamped by ultra-fast recovery rectifiers, and are valid for turn-on crossover times less than 100 ns (AN952).

At voltages above 75% of  $V_{(BR)CEO(sus)}$ , it is essential to provide the transistor with an adequate amount of base drive VERY RAPIDLY at turn—on. More specifically, safe operation according to the curves is dependent upon base current rise time being less than collector current rise time. As a general rule, a base drive compliance voltage in excess of 10 volts is required to meet this condition (see Application Note AN875).

#### TURN-OFF

A bipolar transistor's ability to withstand turn-off stress is dependent upon its forward base drive. Gross overdrive violates the RBSOA curve and risks transistor failure. For this reason, circuits which use fixed base drive are more likely to fail at light loads due to heavy overdrive (see Application Note AN875).

## OPERATION ABOVE V(BR)CEO(sus)

When bipolars are operated above collector–emitter breakdown, base drive is crucial. A rapid application of adequate forward base current is needed for safe turn–on, as is a stiff negative bias needed for safe turn–off. Any hiccup in the base–drive circuitry that even momentarily violates either of these conditions will likely cause the transistor to fail. Therefore, it is important to design the driver so that its output is negative in the absence of anything but a clean crisp input signal (see Application Note AN952).

## **RBSOA**

Reversed Biased Safe Operating Area has a first order dependency on circuit configuration and drive parameters. The RBSOA curves in this data sheet are valid only for the conditions specified. For a comparison of RBSOA results in several types of circuits (see Application Note AN951).

## **DESIGN SAMPLES**


Transistor parameters tend to vary much more from wafer lot to wafer lot, over long periods of time, than from one device to the next in the same wafer lot. For design evaluation it is advisable to use transistors from several different date codes.

#### **BAKER CLAMPS**

Many unanticipated pitfalls can be avoided by using Baker Clamps. MUR105 and MUR170 diodes are recommended for base drives less than 1 amp. Similarly, MUR405 and MUR470 types are well–suited for higher drive requirements (see Article Reprint AR131).

## **PACKAGE DIMENSIONS**

**CASE 1-07 TO-204AA** (FORMERLY TO-3) **ISSUE Z** 



#### NOTES:


- (OLES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.550 REF		39.37 REF		
В		1.050		26.67	
С	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
E	0.055	0.070	1.40	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46	6 BSC	
K	0.440	0.480	11.18	12.19	
L	0.665	BSC	16.89	BSC	
N		0.830		21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187 BSC		30.15	BSC	
٧	0.131	0.188	3.33	4.77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

## **PACKAGE DIMENSIONS**

## TO-247 CASE 340F-03 **ISSUE G**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	20.40	20.90	0.803	0.823	
В	15.44	15.95	0.608	0.628	
С	4.70	5.21	0.185	0.205	
D	1.09	1.30	0.043	0.051	
E	1.50	1.63	0.059	0.064	
F	1.80	2.18	0.071	0.086	
G	5.45 BSC		0.215 BSC		
Н	2.56	2.87	0.101	0.113	
J	0.48	0.68	0.019	0.027	
K	15.57	16.08	0.613	0.633	
L	7.26	7.50	0.286	0.295	
P	3.10	3.38	0.122	0.133	
Q	3.50	3.70	0.138	0.145	
R	3.30	3.80	0.130	0.150	
U	5.30 BSC		0.209	09 BSC	
v	3.05	3.40	0.120	0.134	

SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

**Phone**: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.