

Philips Semiconductors

T-49-19-03

Document No.	
ECN No.	
Date of Issue	August 1990
Status	Preliminary Specification
Application Specific Product	

80C550/83C550/87C550

CMOS single-chip 8-bit microcontroller with A/D and watchdog timer

FOR DETAILED INFORMATION SEE THE LATEST ISSUE OF
HANDBOOK IC20 OR DATASHEET

DESCRIPTION

The Philips 8XC550 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. This Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity. The CMOS 8XC550 has the same instruction set as the 80C51.


The 8XC550 contains a 4k x 8 EPROM (87C550)/ROM (83C550)/ROMless (80C550) has no program memory on-chip, a 128 x 8 RAM, 8 channels of 8-bit A/D, four 8-bit ports (port 1 is input only), a watchdog timer, two 16-bit counter/timers, a seven-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and an on-chip oscillator and clock circuits.

In addition, the 8XC550 has two software selectable modes of power reduction – idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES

- 80C51 based architecture
 - 4k x 8 EPROM (87C550)/ROM (83C550)
 - 128 x 8 RAM
 - 8 channels of 8-bit A/D
 - Two 16-bit counter/timers
 - Watchdog timer
 - Full duplex serial channel
 - Boolean processor
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- Three speed ranges at $V_{CC} = 5V \pm 10\%$
 - 3.5 to 12MHz
 - 3.5 to 16MHz
- Four package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATION



80C550/83C550/87C550

T-49-19-03

ROMless	ROM	EPROM	TEMPERATURE AND PACKAGE	FREQUENCY
P80C550BBF	P83C550BBF	P87C550BBF	0 to +70°C, ceramic DIP	3.5 to 12MHz
P80C550EBF	P83C550EBF	P87C550EBF	0 to +70°C, ceramic DIP	3.5 to 16MHz
P80C550BBK	P83C550BBK	P87C550BBK	0 to +70°C, ceramic LCC	3.5 to 12MHz
P80C550EBK	P83C550EBK	P87C550EBK	0 to +70°C, ceramic LCC	0.5 to 16MHz
P80C550BBP	P83C550BBP	P87C550BBP	0 to +70°C, plastic DIP	3.5 to 12MHz
P80C550EBP	P83C550EBP	P87C550EBP	0 to +70°C, plastic DIP	3.5 to 16MHz
P80C550BBA	P83C550BBA	P87C550BBA	0 to +70°C, plastic LCC	3.5 to 12MHz
P80C550EBA	P83C550EBA	P87C550EBA	0 to +70°C, plastic LCC	3.5 to 16MHz
P80C550BFP	P83C550BFP	P87C550BFP	-40 to +85°C, plastic DIP	3.5 to 12MHz
P80C550EFP	P83C550EFP	P87C550EFP	-40 to +85°C, plastic DIP	3.5 to 16MHz
P80C550BFA	P83C550BFA	P87C550BFA	-40 to +85°C, plastic LCC	3.5 to 12MHz
P80C550EFA	P83C550EFA	P87C550EFA	-40 to +85°C, plastic LCC	3.5 to 16MHz
P80C550BFF	P83C550BFF	P87C550BFF	-40 to +85°C, ceramic DIP	3.5 to 12MHz
P80C550EFF	P83C550EFF	P87C550EFF	-40 to +85°C, ceramic LCC	3.5 to 12MHz
P80C550BFK	P83C550BFK	P87C550BFK	-40 to +85°C, ceramic LCC	3.5 to 16MHz
P80C550EFK	P83C550EFK	P87C550EFK	-40 to +85°C, ceramic DIP	3.5 to 16MHz

The block diagram illustrates the internal architecture of the AT89C51 microcontroller. Key components and their connections include:

- Power and Ground:** VCC and VSS pins are shown at the top left.
- Memory:**
 - RAM:** Connected to the RAM ADDRESS REGISTER and the internal data bus.
 - EPROM/ROM:** Connected to the internal data bus and the PROGRAM ADDRESS REGISTER.
- Registers and Latches:**
 - PORT 0, 1, 2, 3:** Each port has an input and output section. PORT 0 and 2 have latches and drivers. PORT 1 has an input latch. PORT 3 has a latch and drivers.
 - Internal Registers:** B REGISTER, ACC (Accumulator), TMP1, TMP2, PSW (Program Status Word), and the STACK POINTER.
- ALU and Arithmetic:** The ALU (Arithmetic Logic Unit) is connected to the internal data bus and the PSW.
- Control and Timing:**
 - TIMING AND CONTROL:** Receives PSEN, ALE/PROG, EA/Vpp, and RESET signals.
 - INSTRUCTION REGISTER:** Receives data from the internal data bus.
 - OSCILLATOR:** Connected to XTAL1 and XTAL2 pins.
- Interrupts and Timers:** The INTERRUPT, SERIAL PORT, AND TIMER BLOCKS are connected to the internal data bus.
- Program Counter and Address Counter:** The PC INCREMENTER and PROGRAM COUNTER are connected to the internal data bus.
- Program Address Register:** Connected to the internal data bus and the PROGRAM ADDRESS REGISTER.
- Buffer and DPTR:** The BUFFER and DPTR (Data Pointer Register) are connected to the internal data bus.