

INTRODUCTION

The S1M8821/22/23 is a high performance dual frequency synthesizer with integrated prescalers designed for RF operation up to 1.2GHz/2.0GHz/2.5GHz and IF operation up to 520MHz. The S1M8821/22/23 contains dual-modulus prescalers. The RF synthesizer adopts a 64/65 or a 128/129 prescaler(32/33 or 64/65 for the S1M8823) and the IF synthesizer adopts an 8/9 or a 16/17 prescaler.

Using a proprietary digital phase-locked-loop technique, the S1M8821/22/23 has linear phase detector characteristic and can be used for very stable, low noise local oscillator signal. Supply voltage can range from 2.7V to 4.0V. The S1M8821/22/23 is now available in a 20-TSSOP/24-QFN package.

FEATURES


- High operating frequency dual synthesizer
 - S1M8821 : 0.1 to 1.2GHz (RF)/ 45 to 520MHz (IF)
 - S1M8822 : 0.2 to 2.0GHz (RF)/ 45 to 520MHz (IF)
 - S1M8823 : 0.5 to 2.5GHz (RF)/ 45 to 520MHz (IF)
- Very low current consumption(8821:3.5mA, 22:4.5mA, 23:5.5mA)
- Operating voltage range : 2.7 to 4.0V
- Selectable power saving mode(Icc=1uA typical @3V)
- Dual modulus prescaler :

S1M8821/22	(RF) 64/65 or 128/129
S1M8823	(RF) 32/33 or 64/65
S1M8821/22/23	(IF) 8/9 or 16/17
- Programmability via serial bus interface
- No dead-zone PFD
- Variable charge pump output current
- High speed lock mode


APPLICATIONS

- Cellular telephone systems : S1M8821
- Portable wireless communications : S1M8822 (PCS/PCN, cordless)
- Wireless Local Area Networks (W-LANs) : S1M8823
- Other wireless communication systems

20-TSSOP-BD44



24-QFN-3.5×4.5




ORDERING INFORMATION

Device	Package	Operating Temperature
S1M8821X01-R0T0 S1M8822X01-R0T0 S1M8823X01-R0T0	20-TSSOP-BD44	-40 to +85°C
S1M8821X01-R0T0 S1M8822X01-R0T0 S1M8823X01-R0T0	24-QFN-3.5×4.5	-40 to +85°C


www.DataSheet4U.com

BLOCK DIAGRAM



NOTE: The pin numbers above are for 20-TSSOP package.

PIN CONFIGURATION




20-Lead(0.173 Wide) Thin Shrink Small
Outline Package(20-TSSOP)

NOTES:

- pin #9 = pin #17(internally connected).
- Do not tie up V_p and VDD
: V_p is the source of digital noises. The power for analog part is supplied by VDD.
If V_p and VDD are tied together, noisy V_p corrupts the power source for the analog part.

PIN CONFIGURATION(24-QFN, NOT TO SCALE)



NOTES:

- 1. pin #10 = pin #19(internally connected).
- 2. Do not tie up Vp and VDD
: Vp is the source of digital noises. The power for analog part is supplied by VDD. If Vp and VDD are tied together, noisy Vp corrupts the power source for the analog part.


PIN DESCRIPTION

Pin No (20TSSOP)	Pin No (24QFN)	Symbol	I / O	Description
1	24	V _{DD1}	-	Power supply voltage input for the RF PLL part. V _{DD1} must equal V _{DD2} . In order to reject supply noise, bypass capacitors must be placed as close as possible to this pin and be connected directly to the ground plane.
-	1	-	N/C	No connection.
2	2	V _{p1}	-	Power supply voltage input for RF charge pump($\geq V_{DD1}$).
3	3	CPoRF	O	Internal RF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.
4	4	GND	-	Ground for RF digital blocks.
5	5	finRF	I	RF prescaler input. The signal comes from the external VCO.
6	6	$\overline{\text{finRF}}$	I	The complementary input of the RF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.
7	7	GND	-	Ground for RF analog blocks.
8	8	OSCin	I	Reference counter input. TCXO is connected via a coupling capacitor.
-	9	-	N/C	No connection.
9	10	GND	-	Ground for IF digital blocks.
10	11	f _{oLD}	O	Multiplexed output of the RF/IF programmable counters, the reference counters, the lock detect signals and the shift registers. The output level is CMOS level. (see f _{out} Programmable Truth Table)
11	12	CLOCK	I	CMOS clock input. Serial data for the various counters is transferred into the 22-bit shift register on the rising edge of the clock signal.
-	13	-	N/C	No connection.
12	14	DATA	I	Binary serial data input. The MSB of CMOS input data is entered first. The control bits are on the last two bits. CMOS input.
13	15	LE	I	Load enable CMOS input. When LE becomes high, the data in the shift register is loaded into one of the four latches (by the control bits).
14	16	GND	-	Ground for IF analog blocks.

PIN DESCRIPTION (Continued)

Pin No (20TSSOP)	Pin No (24QFN)	Symbol	I / O	Description
15	17	$\overline{\text{finIF}}$	I	The complementary input of the IF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.
16	18	finIF	I	IF prescaler input. The signal comes from the external VCO.
17	19	GND	-	Ground for IF digital blocks.
18	20	CPoIF	O	Internal IF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.
-	21	-	N/C	No connection.
19	22	Vp2	-	Power supply voltage input for IF charge pump ($\geq V_{DD2}$)
20	23	V _{DD2}	-	Power supply voltage input for the IF PLL part. V _{DD1} must equal V _{DD2} . In order to reject supply noise, bypass capacitors must be placed as close as possible to this pin and be connected directly to the ground plane.

EQUIVALENT CIRCUIT DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V_{DD}	0 to 4.0	V
Power Dissipation	P_D	600	mW
Operating Temperature	T_a	-40 to +85°C	°C
Storage Temperature	T_{STG}	-65 to +150°C	°C

ELECTROSTATIC CHARACTERISTICS

Characteristic	Pin No.	ESD level	Unit
Human Body Model	All	$< \pm 2000$	V
Machine Model	All	$< \pm 300$	V
Charged Device Model	All	$< \pm 800$	V

These devices are ESD sensitive. These devices must be handled in the ESD protected environment.

ELECTRICAL CHARACTERISTICS

(V_{DD}=3.0V, V_P=3.0V, T_a = 25°C, Unless otherwise specified)

Characteristic		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Power Supply Voltage		V _{DD}		2.7	3.0	4.0	V
		V _P		V _{DD}	3.0	4.0	
Power Supply Current	S1M8823 RF + IF	I _{DD}	V _{DD} =2.7V to 4.0V		5.5		mA
	S1M8823 RF Only				4.0		
	S1M8822 RF + IF				4.5		
	S1M8822 RF Only				3.0		
	S1M8821 RF + IF				3.5		
	S1M8821 RF Only				2.0		
	S1M882x IF Only				1.5		
Power down Current		I _{PWDN}	V _{DD} =3.0V		1.0	10	μA
Digital inputs : CLOCK, DATA and LE							
High-Level Input Voltage		V _{IH}	V _{DD} =2.7V to 4.0V	0.7V _{DD}			V
Low-Level Input Voltage		V _{IL}	V _{DD} =2.7V to 4.0V			0.3V _{DD}	V
High-Level Input Current		I _{IH}	V _{IH} = V _{DD} =4.0V	-1.0		+1.0	μA
Low-Level Input Current		I _{IL}	V _{IL} =0V, V _{DD} =4.0V	-1.0		+1.0	μA
Reference Oscillator Input : OSCin							
Input Current	I _{IHR}	V _{IH} = V _{DD} =4.0V			+100		μA
	I _{ILR}	V _{IL} =0V, V _{DD} =4.0V		-100			μA
Digital Output : foLD							
High Level Output Voltage		V _{OH}	I _{out} = -500μA	V _{DD} -0.4			V
Low Level Output Voltage		V _{OL}	I _{out} = +500μA			0.4	V

ELECTRICAL CHARACTERISTICS (Continued)(V_{DD}=3.0V, V_P=3.0V, T_a = 25°C, Unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Charge Pump Outputs : CPoRF, CPoIF						
Charge Pump Output Current	I _{CP-SRC}	V _{CP} =V _P /2, I _{CP0} =LOW		-1.0		mA
	I _{CP-SINK}	V _{CP} =V _P /2, I _{CP0} =LOW		+1.0		
	I _{CP-SRC}	V _{CP} =V _P /2, I _{CP0} =High		-4.0		
	I _{CP-SINK}	V _{CP} =V _P /2, I _{CP0} =High		+4.0		
Charge Pump Leakage Current	I _{CPL}	0.5V ≤ V _{CP} ≤ V _P -0.5V	-2.5		+2.5	nA
Output Current Sink vs. Source Mismatch*	I _{CP-SINK} vs I _{CP-SRC}	V _{CP} =V _P /2		3	10	%
Output Current Magnitude Variation vs. Temperature**	I _{CP} vs T	V _{CP} =V _P /2		10		%
Output Current Magnitude Variation vs. Voltage***	I _{CP} vs V _{CP}	0.5V ≤ V _{CP} ≤ V _P -0.5V		10	15	%
Programmable Divider						
Operating Frequency	S1M8823	finRF	V _{DD} =2.7V to 4.0V	0.5	2.5	GHz
	S1M8822			0.2	2.0	
	S1M8821			0.1	1.2	
Operating Frequency	finIF	V _{DD} =3.0V	45		520	MHz
RF Input Sensitivity	P _{finRF}	V _{DD} =3.0V	-15		0	dBm
		V _{DD} =4.0V	-10		0	
IF Input Sensitivity	P _{finIF}	V _{DD} =2.7V to 4.0V	-10		0	dBm
Phase Detector Frequency	f _{PD}				10	MHz
Reference Divider						
Operating Frequency	OSCin		5		40	MHz
Input Sensitivity	V _{OSCin}		0.5			V _{PP}

ELECTRICAL CHARACTERISTICS (Continued)(V_{DD}=3.0V, V_P=3.0V, T_a = 25°C, Unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Serial Data Control						
CLOCK Frequency	f _{CLOCK}				10	MHz
CLOCK Pulse Width High	t _{CWH}		50			ns
CLOCK Pulse Width Low	t _{CWL}		50			ns
DATA Set Up Time to CLOCK Rising Edge	t _{DS}		50			ns
DATA Hold Time after CLOCK Rising Edge	t _{DH}		10			ns
LE Pulse Width	t _{LEW}		50			ns
CLOCK Rising Edge to LE Rising Edge	t _{CLE}		50			ns

<For Charge Pump items>

I_a=Charge pump sink current at V_{cp}=V_p-ΔV, I_b=Charge pump sink current at V_{cp}=V_p/2,I_c=Charge pump sink current at V_{cp}=ΔVI_d=Charge pump source current at V_{cp}=V_p-ΔV, I_e=Charge pump source current at V_{cp}=V_p/2,I_f=Charge pump source current at V_{cp}=ΔV

ΔV=Voltage offset from positive(for sink current) and negative(for source current) points from which the charge pump currents become flat.

* Output Current Sink vs. Source Mismatch = $\frac{|I_b| - |I_e|}{0.5 * \{|I_b| + |I_e|\}} * 100 (\%)$

** Output Current Magnitude Variation vs. Temperature =

 $\frac{|I_b \text{ @any temp.} - I_b \text{ @ 25oC}|}{|I_b \text{ @ 25oC}|} * 100 (\%)$ and $\frac{|I_e \text{ @any temp.} - I_e \text{ @ 25oC}|}{|I_e \text{ @ 25oC}|} * 100 (\%)$

*** Output Current Magnitude Variation vs. Voltage =


 $\frac{0.5 * \{|I_a| - |I_c|\}}{0.5 * \{|I_a| + |I_c|\}} * 100 (\%)$ and $\frac{0.5 * \{|I_d| - |I_f|\}}{0.5 * \{|I_d| + |I_f|\}} * 100 (\%)$

FUNCTIONAL DESCRIPTION

The Samsung S1M8821/22/23 are dual PLL frequency synthesizer ICs. S1M8821/22/23 combined with external LPFs and external VCOs form PLL frequency synthesizers. They include serial data control, R counter, N counter, prescaler, phase detector, charge pump, and etc.

Serial data is moved into 20-bit shift register on the rising edge of the clock. These data enters MSB first. When LE becomes HIGH, data in the shift register is moved into one of the 4 latches (by the 2-bit control). The divide ratios of the prescaler and the counters are determined by the data stored in the latches. The external VCO output signal is divided by the prescaler and the N counter. External reference signal is divided by the R counter. These two signals are the two input signals to the phase detector. The phase detector drives the charge pump by comparing frequencies and phases of the above two signals. The charge pump and the external LPF make the control voltage for the external VCO and finally the VCO generates the appropriate frequency signal.

Serial Data Input Timing




PROGRAMMING DESCRIPTION

Control Bits

Control Bits		DATA Location
C1	C2	
0	0	IF R Counter
0	1	RF R Counter
1	0	IF N Counter
1	1	RF N Counter

Programmable Reference Counter(IF / RF R Counter)

If the Control Bits are 00(IF) or 01(RF), data is moved from the 20-bit shift register into the R-latch which sets the reference counter. Serial data format is shown in the table below.



- 15-Bit Programmable Reference Counter Ratio


Division Ratio	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Division ratio : 3 to 32767

Data are shifted in MSB first

Programmable Counter(N Counter)

If the Control Bits are 10(IF) or 11(RF), data is transferred from the 20-bit shift register into the N-latch. N Counter consists of 7-bit swallow counter(A counter) and 11-bit main counter(B counter). Serial data format is shown below.



- 7-Bit Swallow Counter Division Ratio(A Counter)

RF							
Division	N	N	N	N	N	N	N
Ratio(A)	7	6	5	4	3	2	1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Division ratio : 0 to 127
B > A

IF							
Division	N	N	N	N	N	N	N
Ratio(A)	7	6	5	4	3	2	1
0	X	X	X	0	0	0	0
1	X	X	X	0	0	0	1
•	•	•	•	•	•	•	•
15	X	X	X	1	1	1	1

Division ratio : 0 to 15

B > A

X = DON'T CARE condition

- 11-Bit Main Counter Division Ratio(B Counter)

Division	N	N	N	N	N	N	N	N	N	N	N
Ratio	18	17	16	15	14	13	12	11	10	9	8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Division ratio : 3 to 2047

Pulse Swallow Function

$$f_{VCO} = [(P \times B) + A] \times f_{OSCin} / R$$

f_{VCO} : External VCO output frequency

P : Preset modulus of dual modulus prescaler

(for S1M8821/22 RF:P=64 or 128, for S1M8823 RF:P=32 or 64, for IF: P=8 or 16)

B : 11-bit main counter division ratio ($3 \leq B \leq 2047$)

A : 7-bit swallow counter division ratio

(for RF: $0 \leq A \leq 127$, for IF: $0 \leq A \leq 15$, $A \leq B$)

f_{oscin} : External reference frequency(from external oscillator)

R : 15-bit reference counter division ratio ($3 \leq R \leq 32767$)

Program Mode

C1	C2	R16	R17	R18	R19	R20
0	0	IF Phase Detector Polarity	IF I_{CP0}	IF CPoIF High Impedance	IF LD	IF Fo
0	1	RF Phase Detector Polarity	RF I_{CP0}	RF CPoIF High Impedance	RF LD	RF Fo

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

- Mode Select Truth Table

	Phase Detector Polarity	CPoIF High Impedance	I_{CP0}	IF Prescaler	RF Prescaler S1M8821/22 (S1M8823)	Pwdn
0	Negative	Normal Operation	Low	8/9	64/65 (32/33)	Pwr Up
1	Positive	High Impedance	High	16/17	128/129 (64/65)	Pwr Dn


* The charge pump output current of I_{CP0} LOW = $1/4 \times I_{CP0}$ HIGH.

- Phase Detector Polarity

Depending on VCO characteristics, R16 bit should be set as follows :

VCO characteristics are positive like (1) : R16 HIGH

VCO characteristics are negative like (2) : R16 LOW



- foLD (Pin10) Output Truth Table

RF R19 (RF LD)	IF R19 (IF LD)	RF R20 (RF fo)	IF R20 (IF fo)	foLD Output State
0	0	0	0	Disabled (default LOW)
0	1	0	0	IF Lock Detect
1	0	0	0	RF Lock Detect
1	1	0	0	RF and IF Lock Detect
0	0	0	1	IF Reference Divider Output
0	0	1	0	RF Reference Divider Output
0	1	0	1	IF Programmable Divider Output
0	1	1	0	RF Programmable Divider Output
0	0	1	1	High Speed Lock mode
0	1	1	1	IF Counter Reset
1	0	1	1	RF Counter Reset
1	1	1	1	RF and IF Counter Reset

- When the PLL is locked and a lock detect mode is selected, the foLD output is HIGH, with narrow pulses LOW.
- Counter Reset mode resets R & N counters.
- The high speed lock mode sets the foLD output pin to be connected to ground with a low impedance ($\leq 110\Omega$).

FUNCTIONAL DESCRIPTION (Continued)


- Powerdown mode operation

There are synchronous and asynchronous powerdown modes for S1M8821/22/23. Synchronous powerdown mode occurs if R18 bit is LOW, N20 bit is HIGH and charge pump output is in high impedance state. In the synchronous power down mode, the powerdown function is activated by the charge pump to diminish unwanted frequency jumps. Asynchronous powerdown mode occurs if R18 bit is HIGH and N20 bit is HIGH. When the PLL goes to either synchronous or asynchronous powerdown mode, preamp becomes debiased, R & N counters keeps their load conditions and the charge pump becomes high impedance state. The oscillator circuitry function becomes disabled only when both IF and RF powerdown bits are activated, i.e. N20 HIGH. The PLL returns to an active powerup mode when N20 bit becomes LOW(either in synchronous or asynchronous modes).


R18	N20	Powerdown mode status
0	0	PLL active
1	0	PLL active, only charge pump high impedance
0	1	Synchronous powerdown
1	1	Asynchronous powerdown

Phase Detector and Charge pump Characteristics

Phase difference detection range : -2π to $+2\pi$
When R16 = HIGH




RF SENSITIVITY MEASUREMENT CIRCUIT



[illegible]

20

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (24-QFN)

