



## Phase Control Thyristor

### Preliminary Information

DS5960-1 February 2010 (LN27056)

### FEATURES

- Double Side Cooling
- High Surge Capability

### APPLICATIONS

- High Power Drives
- High Voltage Power Supplies
- Static Switches

### VOLTAGE RATINGS

Part and Ordering Number	Repetitive Peak Voltages $V_{DRM}$ and $V_{RRM}$ V	Conditions
DCR2040L42	4200	$T_{vj} = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$ , $I_{DRM} = I_{RRM} = 200\text{mA}$ ,
DCR2040L40	4000	$V_{DRM}$ , $V_{RRM}$ , $t_p = 10\text{ms}$ ,
DCR2040L35	3500	$V_{DSM}$ & $V_{RSM} = V_{DRM}$ & $V_{RRM} + 100\text{V}$ respectively

Lower voltage grades available.

### ORDERING INFORMATION

When ordering, select the required part number shown in the Voltage Ratings selection table.

For example:


**DCR2040L42**

Note: Please use the complete part number when ordering and quote this number in any future correspondence relating to your order.

### KEY PARAMETERS

$V_{DRM}$	4200V
$I_{T(AV)}$	2040A
$I_{TSM}$	29000A
$dV/dt^*$	1500V/ $\mu\text{s}$
$di/dt$	400A/ $\mu\text{s}$

\* Higher  $dV/dt$  selections available



Outline type code: L

(See Package Details for further information)

Fig. 1 Package outline

## CURRENT RATINGS

$T_{case} = 60^\circ\text{C}$  unless stated otherwise

Symbol	Parameter	Test Conditions	Max.	Units
<b>Double Side Cooled</b>				
$I_{T(AV)}$	Mean on-state current	Half wave resistive load	2040	A
$I_{T(RMS)}$	RMS value	-	3204	A
$I_T$	Continuous (direct) on-state current	-	2965	A

## SURGE RATINGS

Symbol	Parameter	Test Conditions	Max.	Units
$I_{TSM}$	Surge (non-repetitive) on-state current	10ms half sine, $T_{case} = 125^\circ\text{C}$ $V_R = 0$	29	kA
$I^2t$	$I^2t$ for fusing		4.2	MA <sup>2</sup> s

## THERMAL AND MECHANICAL RATINGS

Symbol	Parameter	Test Conditions		Min.	Max.	Units	
$R_{th(j-c)}$	Thermal resistance – junction to case	Double side cooled	DC	-	0.0117	°C/W	
		Single side cooled	Anode DC	-	0.0187	°C/W	
			Cathode DC	-	0.0329	°C/W	
$R_{th(c-h)}$	Thermal resistance – case to heatsink	Clamping force 37kN (with mounting compound)		Double side	-	0.0025	°C/W
				Single side	-	0.005	°C/W
$T_{vj}$	Virtual junction temperature	Blocking $V_{DRM} / V_{RRM}$		-	125	°C	
$T_{stg}$	Storage temperature range			-55	125	°C	
$F_m$	Clamping force			33.0	41.0	kN	


## DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Conditions		Min.	Max.	Units
$I_{RRM}/I_{DRM}$	Peak reverse and off-state current	At $V_{RRM}/V_{DRM}$ , $T_{case} = 125^\circ C$		-	200	mA
$dV/dt$	Max. linear rate of rise of off-state voltage	To 67% $V_{DRM}$ , $T_j = 125^\circ C$ , gate open		-	1500	V/ $\mu$ s
$dl/dt$	Rate of rise of on-state current	From 67% $V_{DRM}$ to $2x I_{T(AV)}$	-	200	200	A/ $\mu$ s
		Gate source 30V, $10\Omega$ , $t_r < 0.5\mu s$ , $T_j = 125^\circ C$	-	400	400	A/ $\mu$ s
$V_{T(TO)}$	Threshold voltage – Low level	500A to 2000A at $T_{case} = 125^\circ C$		-	0.9	V
	Threshold voltage – High level	2000A to 7000A at $T_{case} = 125^\circ C$		-	1.08	V
$r_T$	On-state slope resistance – Low level	500A to 2000A at $T_{case} = 125^\circ C$		-	0.36	m $\Omega$
	On-state slope resistance – High level	2000A to 7000A at $T_{case} = 125^\circ C$		-	0.265	m $\Omega$
$t_{gd}$	Delay time	$V_D = 67\% V_{DRM}$ , gate source 30V, $10\Omega$ $t_r = 0.5\mu s$ , $T_j = 25^\circ C$		-	3	$\mu$ s
$t_q$	Turn-off time	$T_j = 125^\circ C$ , $V_R = 200V$ , $dl/dt = 1A/\mu s$ , $dV_{DR}/dt = 20V/\mu s$ linear		250	500	$\mu$ s
$Q_S$	Stored charge	$I_T = 2000A$ , $T_j = 125^\circ C$ , $dl/dt = 1A/\mu s$ ,		1000	3000	$\mu$ C
$I_L$	Latching current	$T_j = 25^\circ C$ , $V_D = 5V$		-	3	A
$I_H$	Holding current	$T_j = 25^\circ C$ , $R_{G-K} = \infty$ , $I_{TM} = 500A$ , $I_T = 5A$		-	300	mA

## GATE TRIGGER CHARACTERISTICS AND RATINGS

Symbol	Parameter	Test Conditions	Max.	Units
$V_{GT}$	Gate trigger voltage	$V_{DRM} = 5V, T_{case} = 25^\circ C$	1.5	V
$V_{GD}$	Gate non-trigger voltage	At $V_{DRM}, T_{case} = 125^\circ C$	0.4	V
$I_{GT}$	Gate trigger current	$V_{DRM} = 5V, T_{case} = 25^\circ C$	250	mA
$I_{GD}$	Gate non-trigger current	$V_{DRM} = 5V, T_{case} = 25^\circ C$	10	mA

## CURVES



**Fig.2 Maximum & minimum on-state characteristics**

### $V_{TM}$ EQUATION

$$V_{TM} = A + B \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$


Where    A = 0.137154

B = 0.132631


C = 0.000248

D = -0.001126


these values are valid for  $T_j = 125^\circ C$  for  $I_T$  100A to 7000A




**Fig.3 On-state power dissipation – sine wave**



**Fig.4 Maximum permissible case temperature, double side cooled – sine wave**



**Fig.5 Maximum permissible heatsink temperature, double side cooled – sine wave**



**Fig.6 On-state power dissipation – rectangular wave**




Fig.7 Maximum permissible case temperature,  
double side cooled – rectangular wave




Fig.8 Maximum permissible heatsink temperature,  
double side cooled – rectangular wave







Fig.9 Maximum (limit) transient thermal impedance – junction to case ( $^{\circ}\text{C}/\text{kW}$ )




**Fig.10 Multi-cycle surge current**



**Fig.11 Single-cycle surge current**



**Fig.12 Reverse recovery charge**



**Fig.13 Reverse recovery current**




Fig14 Gate Characteristics





Fig. 15 Gate characteristics

## PACKAGE DETAILS

For further package information, please contact Customer Services. All dimensions in mm, unless stated otherwise.  
DO NOT SCALE.



**Fig.16 Package outline**

Stresses above those listed in this data sheet may cause permanent damage to the device. In extreme conditions, as with all semiconductors, this may include potentially hazardous rupture of the package. Appropriate safety precautions should always be followed.

## HEADQUARTERS OPERATIONS

DYNEX SEMICONDUCTOR LIMITED  
Doddington Road, Lincoln, Lincolnshire, LN6 3LF  
United Kingdom.  
Phone: +44 (0) 1522 500500  
Fax: +44 (0) 1522 500550  
Web: <http://www.dynexsemi.com>

## CUSTOMER SERVICE

Phone: +(0) 1522 502753 / 502901  
Fax: +(0) 1522 500020  
e-mail: [power\\_solutions@dynexsemi.com](mailto:power_solutions@dynexsemi.com)

© Dynex Semiconductor 2003 TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRODUCED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners