Document Title

64Kx16 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out.
Operated at Commercial and Industrial Temperature Range.

Revision History

RevNo.	History	Draft Data	Remark
Rev. 0.0	Initial release with Design Target.	Apr. 1st, 1997	Design Target
Rev. 1.0	Release to Preliminary Data Sheet. 1. Replace Design Target to Preliminary.	Jun. 1st, 1997	Preliminary
Rev. 2.0	Release to Final Data Sheet. 2.1. Delete Preliminary 2.2. Add Capacitive load of the test environment in A.C test load 2.3. Change D.C characteristics	Feb. 25th, 1998	Final

Items	Previous spec. (8/10/12ns part)	Changed spec. (8/10/12ns part)
I_{CC}	200/190/180mA	200/195/190mA
I_{SB}	30mA	50mA

RevNo.	History	Draft Data	Remark
Rev. 2.1	Change Standby and Data Retention Current for L-ver.	Aug. 4th, 1998	Final

Items	Previous spec.	Changed spec.
I_{SB}	0.5mA	0.7mA
I_{DR} at 3.0V	0.4mA	0.5mA
I_{DR} at 2.0V	0.3mA	0.4mA

SAMSUNG
ELECTRONICS

KM616V1002B/BL, KM616V1002BI/BLI CMOS SRAM

64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation
  Standby (TTL)   : 50mA(Max.)
          (CMOS) : 5mA(Max.)
                   0.7mA(Max.) - L-Ver. only
  Operating KM616V1002B/BL - 8 : 200mA(Max.)
          KM616V1002B/BL - 10 : 195mA(Max.)
          KM616V1002B/BL - 12 : 190mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Center Power/Ground Pin Configuration
- Data Byte Control : $\overline{LB}$: I/O$_1$~ I/O$_8$, $\overline{UB}$: I/O$_9$~ I/O$_{16}$
- Standard Pin Configuration
          KM616V1002BJ : 44-SOJ-400
          KM616V1002BT : 44-TSOP2-400F

ORDERING INFORMATION

| KM616V1002B/BL -8/10/12	Commercial Temp.
KM616V1002BI/BLI -8/10/12	Industrial Temp.

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The KM616V1002B is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The KM616V1002B uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control ($\overline{UB}$, $\overline{LB}$). The device is fabricated using SAMSUNG′s advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM616V1002B is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward.

PIN CONFIGURATION *(Top View)*

PIN FUNCTION

Pin Name	Pin Function
A$_0$ - A$_{15}$	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$\overline{LB}$	Lower-byte Control(I/O$_1$~I/O$_8$)
$\overline{UB}$	Upper-byte Control(I/O$_9$~I/O$_{16}$)
I/O$_1$ ~ I/O$_{16}$	Data Inputs/Outputs
V$_{CC}$	Power(+3.3V)
V$_{SS}$	Ground
N.C	No Connection

SAMSUNG
ELECTRONICS

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}		V_{IN}, V_{OUT}	-0.5 to 4.6	V
Voltage on V_{CC} Supply Relative to V_{SS}		V_{CC}	-0.5 to 4.6	V
Power Dissipation		P_D	1.0	W
Storage Temperature		T_{STG}	-65 to 150	°C
Operating Temperature	Commercial	T_A	0 to 70	°C
	Industrial	T_A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	3.0	3.3	3.6	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.0	-	V_{CC}+0.3**	V
Input Low Voltage	V_{IL}	-0.3*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.
   * V_{IL}(Min) = -2.0V a.c(Pulse Width ≤ 6ns) for I ≤ 20mA
   ** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤ 6ns) for I ≤ 20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I_{LI}	V_{IN}=V_{SS} to V_{CC}		-2	2	μA
Output Leakage Current	I_{LO}	$\overline{CS}$=V_{IH} or $\overline{OE}$=V_{IH} or $\overline{WE}$=V_{IL} V_{OUT}=V_{SS} to V_{CC}		-2	2	μA
Operating Current	I_{CC}	Min. Cycle, 100% Duty $\overline{CS}$=V_{IL}, V_{IN}=V_{IH} or V_{IL}, I_{OUT}=0mA	8ns	-	200	mA
			10ns	-	195	
			12ns	-	190	
Standby Current	I_{SB}	Min. Cycle, $\overline{CS}$=V_{IH}		-	50	mA
	I_{SB1}	f=0MHz, $\overline{CS}$≥V_{CC}-0.2V, V_{IN}≥V_{CC}-0.2V or V_{IN}≤0.2V	Normal	-	5	mA
			L-Ver.	-	0.7	
Output Low Voltage Level	V_{OL}	I_{OL}=8mA		-	0.4	V
Output High Voltage Level	V_{OH}	I_{OH}=-4mA		2.4	-	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}$=0V	-	8	pF
Input Capacitance	C_{IN}	V_{IN}=0V	-	6	pF

* NOTE : Capacitance is sampled and not 100% tested.

SAMSUNG
ELECTRONICS

AC CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS

| Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)

D_{OUT} R_L = 50Ω

Z_O = 50Ω V_L = 1.5V

30pF*

* Capacitive Load consists of all components of the
  test environment.

Output Loads(B)
for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}

+3.3V

319Ω

D_{OUT}

353Ω   5pF*

* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Sym-bol	KM616V1002B/BL-8		KM616V1002B/BL-10		KM616V1002B/BL-12		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	8	-	10	-	12	-	ns
Address Access Time	t_{AA}	-	8	-	10	-	12	ns
Chip Select to Output	t_{CO}	-	8	-	10	-	12	ns
Output Enable to Valid Output	t_{OE}	-	4	-	5	-	6	ns
$\overline{UB}$, $\overline{LB}$ Access Time	t_{BA}	-	8	-	10	-	12	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
$\overline{UB}$, $\overline{LB}$ Enable to Low-Z Output	t_{BLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	4	0	5	0	6	ns
Output Disable to High-Z Output	t_{OHZ}	0	4	0	5	0	6	ns
$\overline{UB}$, $\overline{LB}$ Disable to High-Z Output	t_{BHZ}	0	4	0	5	0	6	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.

SAMSUNG
ELECTRONICS

WRITE CYCLE

| Parameter	Symbol	KM616V1002B/BL-8		KM616V1002B/BL-10		KM616V1002B/BL-12		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	8	-	10	-	12	-	ns
Chip Select to End of Write	t_{CW}	6	-	7	-	8	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	6	-	7	-	8	-	ns
Write Pulse Width($\overline{OE}$ High)	t_{WP}	6	-	7	-	8	-	ns
Write Pulse Width($\overline{OE}$ Low)	t_{WP1}	8	-	10	-	12	-	ns
$\overline{UB}$, $\overline{LB}$ Valid to End of Write	t_{BW}	6	-	7	-	8	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	4	0	5	0	6	ns
Data to Write Time Overlap	t_{DW}	4	-	5	-	6	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t_{OW}	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}$, $\overline{LB}=V_{IL}$)


### TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES(READ CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with $\overline{CS}$ transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

SAMSUNG

ELECTRONICS

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE}$ =Clock)

TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE}$ =Low fixed)

SAMSUNG

ELECTRONICS

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS}$=Controlled)

TIMING WAVEFORM OF WRITE CYCLE(4) ($\overline{UB}$, $\overline{LB}$ Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS}$, $\overline{WE}$, $\overline{LB}$ and $\overline{UB}$. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low ; A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If $\overline{OE}$, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going or after $\overline{WE}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

SAMSUNG
ELECTRONICS

FUNCTIONAL DESCRIPTION

| $\overline{CS}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	Mode	I/O Pin		Supply Current
						I/O$_1$~I/O$_8$	I/O$_9$~I/O$_{16}$	
H	X	X*	X	X	Not Select	High-Z	High-Z	I$_{SB}$, I$_{SB1}$
L	H	H	X	X	Output Disable	High-Z	High-Z	I$_{CC}$
L	X	X	H	H		High-Z	High-Z	
L	H	L	L	H	Read	D$_{OUT}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{OUT}$	
			L	L		D$_{OUT}$	D$_{OUT}$	
L	L	X	L	H	Write	D$_{IN}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{IN}$	
			L	L		D$_{IN}$	D$_{IN}$	

* NOTE : X means Don't Care.

DATA RETENTION CHARACTERISTICS*(T$_A$=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V$_{CC}$ for Data Retention	V$_{DR}$	$\overline{CS}{\geq}$V$_{CC}$-0.2V	2.0	-	3.6	V
Data Retention Current	I$_{DR}$	V$_{CC}$=3.0V, $\overline{CS}{\geq}$V$_{CC}$-0.2V V$_{IN}{\geq}$V$_{CC}$-0.2V or V$_{IN}{\leq}$0.2V	-	-	0.5	mA
		V$_{CC}$=2.0V, $\overline{CS}{\geq}$V$_{CC}$-0.2V V$_{IN}{\geq}$V$_{CC}$-0.2V or V$_{IN}{\leq}$0.2V	-	-	0.4	
Data Retention Set-Up Time	t$_{SDR}$	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	t$_{RDR}$		5	-	-	ms

NOTE: The above parameters are also guaranteed at industrial temperature range.
　　　 * L-Ver only.

DATA RETENTION WAVE FORM

$\overline{CS}$ controlled

SAMSUNG
ELECTRONICS

PACKAGE DIMENSIONS

44-SOJ-400   Units:millimeters/Inches

44-TSOP2-400F   Units:millimeters/Inches

SAMSUNG
ELECTRONICS