



## 22-Bit Bi-Directional Serializer/Deserializer

### Features

- Industry smallest 22-bit Serializer/Deserializer pair
- Low power for minimum impact on battery life
  - Multiple power-down modes
- 100nA in standby mode, 5mA typical operating conditions
- Highly rolled LVCMOS edge rate option to meet regulatory requirements
- Cable reduction: 25:4 or greater
- Differential signaling:
  - 90dBm EMI when using CTL in lab conditions
  - Minimized shielding
  - Minimized EMI filter
  - Minimum susceptibility to external interference
- Up to 22 bits in either direction
- Voltage translation from 1.65V to 3.6V
- High ESD protection: > 15kV HBM
- Parallel I/O power supply ( $V_{DDP}$ ) range, 1.65V - 3.6V
- Can support Microcontroller or RGB pixel interface

### Applications

- Image sensors
- Small displays
  - LCD, cell phone, digital camera, portable gaming, printer, PDA, video camera, automotive

### Description

The FIN224AC  $\mu$ SerDes™ is a low-power serializer/deserializer (SerDes) that can help minimize the cost and power of transferring wide signal paths. Through the use of serialization, the number of signals transferred from one point to another can be significantly reduced. Typical reduction is 4:1 to 6:1 for unidirectional paths. For bidirectional operation, using half duplex for multiple sources, it is possible to reach signal reduction close to 10:1. Through the use of differential signaling, shielding and EMI filters can also be minimized, further reducing the cost of serialization. The differential signaling is also important for providing a noise-insensitive signal that can withstand radio and electrical noise sources. Major reduction in power consumption allows minimal impact on battery life in ultra-portable applications. It is possible to use a single PLL for most applications including bi-directional operation.

### FIN224AC to FIN24AC Comparison

- Up to 20% power reduction
- Double wide CKP pulse on FIN224AC, Mode 3
- Rolled edge rate for deserializer outputs on FIN224AC, for single display applications
- Same voltage range
- Same pinout and package

### Ordering Information

Order Number	Operating Temperature Range	Package Description	Packing Method
FIN224ACGFX	-30 to +70°C	42-Ball, Ultra-Small Scale Ball Grid Array (USS-BGA), JEDEC MO-195, 3.5mm Wide (Slow LVCMOS Edge Rate)	Tape and Reel
FIN224ACMLX	-30 to +70°C	40-Terminal, Molded Leadless Package (MLP), Quad, JEDEC MO-220, 6mm Square (Slow LVCMOS Edge Rate)	Tape and Reel

$\mu$ SerDes™ is a trademark of Fairchild Semiconductor Corporation.

### Basic Concept




Figure 1. Conceptual Diagram

### Functional Block Diagram




Figure 2. Block Diagram

## Terminal Description

Terminal Name	I/O Type	Number of Terminals	Description of Signals
DP[1:20]	I/O	20	LVC MOS parallel I/O, Direction controlled by DIRI pin
DP[21:22]	I	2	LVC MOS parallel unidirectional inputs
DP[23:24]	O	2	LVC MOS unidirectional parallel outputs
CKREF	IN	1	LVC MOS clock input and PLL reference
STROBE	IN	1	LVC MOS strobe signal for latching data into the serializer
CKP	OUT	1	LVC MOS word clock output
DSO+ / DSI- DSO- / DSI+	DIFF-I/O	2	CTL differential serial I/O data signals <sup>(1.)</sup> DSO: Refers to output signal pair DSI: Refers to input signal pair DSO(I)+: Positive signal of DSO(I) pair DSO(I)-: Negative signal of DSO(I) pair
CKSI+ CKSI-	DIFF-IN	2	CTL differential deserializer input bit clock CKSI: Refers to signal pair CKSI+: Positive signal of CKSI pair CKSI-: Negative signal of CKSI pair
CKSO+ CKSO-	DIFF-OUT	2	CTL differential serializer output bit clock CKSO: Refers to signal pair CKSO+: Positive signal of CKSO pair CKSO-: Negative signal of CKSO pair
S1	IN	1	LVC MOS mode selection terminals used to select frequency range for the reflect, CKREF
S2	IN	1	
DIRI	IN	1	LVC MOS control input used to control direction of data flow: DIRI = "1" Serializer DIRI = "0" Deserializer
$\overline{\text{DIRO}}$	OUT	1	LVC MOS control output inversion of DIRI
V <sub>DDP</sub>	Supply	1	Power supply for parallel I/O and translation circuitry
V <sub>DDS</sub>	Supply	1	Power supply for core and serial I/O
V <sub>DDA</sub>	Supply	1	Power supply for analog PLL circuitry
GND	Supply	2	For ground signals (2 for $\mu$ BGA, 1 for MLP)

### Note:

1. The DSO/DSI serial port pins have been arranged such that if one device is rotated 180 degrees with respect to the other device, the serial connections properly align without the need for any traces or cable signals to cross. Other layout orientation may require that traces or cables cross.

## Connection Diagrams





Figure 3. Terminal Assignments for MLP (Top View)



### Pin Assignments

	1	2	3	4	5	6
A	DP[9]	DP[7]	DP[5]	DP[3]	DP[1]	CKREF
B	DP[11]	DP[10]	DP[6]	DP[2]	STROBE	$\overline{\text{DIR0}}$
C	CKP	DP[12]	DP[8]	DP[4]	CKSO+	CKSO-
D	DP[13]	DP[14]	VDDP	GND	DSO-/DSI+	DSO+/DSI-
E	DP[15]	DP[16]	GND	VDDs	CKSI+	CKSI-
F	DP[17]	DP[18]	DP[21]	VDDA	S2	DIRI
G	DP[19]	DP[20]	DP[22]	DP[23]	DP[24]	S1

Figure 4. Terminal Assignments for  $\mu$ BGA (Top View)

## Control Logic Circuitry

The FIN224AC has the ability to be used as a 22-bit serializer or a 22-bit deserializer. Pins S1 and S2 must be set to accommodate the clock reference input frequency range of the serializer. Table 1 shows the pin programming of these options based on the S1 and S2 control pins. The DIRI pin controls whether the device is a serializer or a deserializer. When DIRI is asserted LOW, the device is configured as a deserializer. When the DIRI pin is asserted HIGH, the device is configured as a serializer. Changing the state on the DIRI signal reverses the direction of the I/O signals and generate the opposite state signal on  $\overline{\text{DIRO}}$ . For unidirectional operation the DIRI pin should be hardwired to the HIGH or LOW state and the  $\overline{\text{DIRO}}$  pin should be left floating. For bi-directional operation, the DIRI of the master device is driven by the system and the  $\overline{\text{DIRO}}$  signal of the master is used to drive the DIRI of the slave device.

### Serializer/Deserializer with Dedicated I/O Variation

The serialization and deserialization circuitry is set up for 24 bits. Because of the dedicated inputs and outputs, only 22 bits of data are serialized or deserialized. DP[21:22] inputs to the serializer are transmitted to DP[23:24] outputs on the deserializer.

## Turn-Around Functionality

The device passes and inverts the DIRI signal through the device asynchronously to the  $\overline{\text{DIRO}}$  signal. Care must be taken by the system designer to ensure that no contention occurs between the deserializer outputs and the other devices on this port. Optimally the peripheral device driving the serializer should be put into a HIGH-impedance state prior to the DIRI signal being asserted. When a device with dedicated data outputs turns from a deserializer to a serializer, the dedicated outputs remain at the last logical value asserted. This value only changes if the device is once again turned around into a deserializer and the values are overwritten.

### Power-Down Mode: (Mode 0)

Mode 0 is used for powering down and resetting the device. When both of the mode signals are driven to a LOW state, the PLL and references are disabled, differential input buffers are shut off, differential output buffers are placed into a HIGH-impedance state, LVCMOS outputs are placed into a HIGH-impedance state, and LVCMOS inputs are driven to a valid level internally. Additionally all internal circuitry is reset. The loss of CKREF state is also enabled to ensure that the PLL only powers-up if there is a valid CKREF signal.

In a typical application mode, signals of the device do not change states other than between the desired frequency range and the power-down mode. This allows for system-level power-down functionality to be implemented via a single wire for a SerDes pair. The S1 and S2 selection signals that have their operating mode driven to a “logic 0” should be hardwired to GND. The S1 and S2 signals that have their operating mode driven to a “logic 1” should be connected to a system-level power-down or reset signal.

**Table 1. Control Logic Circuitry**

Mode Number	S2	S1	DIRI	Description
0	0	0	x	Power-Down Mode
1	0	1	1	22-Bit Serializer 2MHz to 5MHz CKREF
	0	1	0	22-Bit Deserializer
2	1	0	1	22-Bit Serializer 5MHz to 15MHz CKREF
	1	0	0	22-Bit Deserializer
3	1	1	1	22-Bit Serializer 10MHz to 26MHz CKREF (Divide by 2 Serial Data)
	1	1	0	22-Bit Deserializer

## Serializer Operation Mode

The serializer configurations are described in the following sections. The basic serialization circuitry works essentially identically in these modes, but the actual data and clock streams differ depending on if CKREF is the same as the STROBE signal or not. When it is stated that CKREF does not equal STROBE, each signal is distinct and CKREF must be running at a frequency high enough to avoid any loss of data condition. CKREF must never be a lower frequency than STROBE.

### Serializer Operation: MODE 1 or MODE 2, DIRI = 1, CKREF = STROBE

The PLL must receive a stable CKREF signal to achieve lock prior to any valid data being sent. The CKREF signal can be used as the data STROBE signal provided that data can be ignored during the PLL lock phase.

Once the PLL is stable and locked, the device can begin to capture and serialize data. Data is captured on the rising edge of the STROBE signal and serialized. When operating in serializer mode, the internal deserializer circuitry is disabled; including the serial clock, serial data input buffers, bi-directional parallel outputs, and CKP word clock. The CKP word clock is driven HIGH.

### Serializer Operation: DIRI = 1, CKREF Does Not = STROBE

If the same signal is not used for CKREF and STROBE, the CKREF signal must be run at a higher frequency than the STROBE rate to serialize the data correctly. The actual serial transfer rate remains at 13 times the CKREF frequency. A data bit value of zero is sent when no valid data is present in the serial bit stream. The operation of the serializer otherwise remains the same.

The exact frequency that the reference clock needs to run at depends upon the stability of the CKREF and STROBE signal. If the source of the CKREF signal implements spread spectrum technology, the minimum frequency of the spread spectrum clock should be used in calculating the ratio of STROBE frequency to the CKREF frequency. Similarly, if the STROBE signal has significant cycle-to-cycle variation, the maximum cycle-to-cycle time needs to be factored into the selection of the CKREF frequency.

### Serializer Operation: MODE 3 (S1 = S2 = 1), DIRI = 1. CKREF Divide by 2 Mode.

When operating in mode 3, the effective serial speed is divided by two. This mode has been implemented to accommodate cases where the reference clock frequency is high compared to the actual strobe frequency. The actual strobe frequency must be less than or equal to 50% of the CKREF frequency for this mode to work properly. This mode, in all other ways, operates the same as described in the section where CKREF does not equal STROBE.

### Serializer Operation: DIRI = 1, No CKREF

A third method of serialization can be achieved by providing a free-running bit clock on the CKSI signal. This mode is enabled by grounding the CKREF signal and driving the DIRI signal HIGH. At power-up, the device is configured to accept a serialization clock from CKSI. If a CKREF is received, this device enables the CKREF serialization mode. The device remains in this mode even if CKREF is stopped. To re-enable this mode, the device must be powered down and then powered back up with a "logic 0" on CKREF.

## Deserializer Operation Mode

The operation of the deserializer is dependent on the data received on the DSI data signal pair and the CKSI clock signal pair. The following sections describe the operation of the deserializer under distinct serializer source conditions. References to the CKREF and STROBE signals refer to the signals associated with the serializer device generating the serial data and clock signals that are inputs to the deserializer. When operating in deserializer mode, the internal serializer circuitry is disabled, including the parallel data input buffers. If there is a CKREF signal provided, the CKSO serial clock continues to transmit bit clocks. Upon power-up (S1 or S2 = 1), deserializer output data pins are driven LOW until valid data is passed through the deserializer.

### Deserializer Operation: DIRI = 0 (Serializer Source: CKREF = STROBE)

When the DIRI signal is asserted LOW, the device is configured as a deserializer. Data is captured on the

serial port and deserialized through use of the bit clock sent with the data.

### Deserializer Operation: DIRI = 0 (Serializer Source: CKREF Does Not = STROBE)

The logical operation of the deserializer remains the same if the CKREF is equal in frequency to the STROBE or at a higher frequency than the STROBE. The actual serial data stream presented to the deserializer is different because it has non-valid data bits sent between words. The duty cycle of CKP varies based on the ratio of the frequency of the CKREF signal to the STROBE signal. The frequency of the CKP signal is equal to the STROBE frequency. In modes 1 and 2, the CKP LOW time equals half of the CKREF period of the serializer. In mode 3, the CKP LOW is equal to the CKREF period. The CKP HIGH time is approximately equal to the STROBE period, minus the CKP LOW time.

### LVC MOS Data I/O

The LVC MOS input buffers have a nominal threshold value equal to half  $V_{DD}$ . The input buffers are only operational when the device is operating as a serializer. When the device is operating as a deserializer, the inputs are gated off to conserve power.

The LVC MOS 3-STATE output buffers are rated for a source / sink current of approximately 0.5mA at 1.8V. The outputs are active when the DIRI signal and either S1 or S2 is asserted HIGH. When the DIRI signal and either S1 or S2 is asserted LOW, the bi-directional LVC MOS I/Os is in a HIGH-Z state. Under purely capacitive load conditions, the output swings between GND and  $V_{DD}$ . When S1 or S2 initially transitions HIGH, the initial state of the deserializer LVC MOS outputs is zero.

Unused LVC MOS input buffers must be either tied off to a valid logic LOW or a valid logic HIGH level to prevent static current draw due to a floating input. Unused LVC MOS output should be left floating. Unused bi-directional pins should be connected to GND through a high-value resistor. If a FIN224AC device is configured as an unidirectional serializer, unused data I/O can be treated as unused inputs. If the FIN224AC is hardwired as a deserializer, unused data I/O can be treated as unused outputs.



## Application Mode Diagrams




Figure 5. FIN224AC RGB




Figure 6. FIN224AC Microcontroller

## Flex Circuit Design Guidelines

The serial I/O information is transmitted at a high serial rate. Care must be taken implementing this serial I/O flex cable. The following best practices should be used when developing the flex cabling or Flex PCB:

- Keep all four differential wires the same length.
- Allow no noisy signals over or near differential serial wires. Example: No LVCMOS traces over differential wires.
- Use only one ground plane or wire over the differential serial wires. Do not run ground over top and bottom.
- Do not place test points on differential serial wires.
- Use differential serial wires a minimum of 2cm away from the antenna.



## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	Supply Voltage	-0.5	+4.6	V
	ALL Input/Output Voltage	-0.5	+4.6	V
$I_{OS}$	CTL Output Short-Circuit Duration	Continuous		
$T_{STG}$	Storage Temperature Range	-65	+150	°C
$T_J$	Maximum Junction Temperature		+150	°C
$T_L$	Lead Temperature (Soldering 4 Seconds)		+260	°C
ESD	IEC61000-4-2		15.0	kV
	Human Body Model, JESD22-A114, Serial I/O Pin		8.0	
	Human Body Model, JESD22-A114, All Pins		2.5	
	Charged Device Model, JESD22-C101		2.0	

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
$V_{DDA}, V_{DDS}$	Supply Voltage	2.5	3.3	V
$V_{DDP}$	Supply Voltage	1.65	3.60	V
$T_A$	Operating Temperature <sup>(2.)</sup>	-30	+70	°C
$V_{DDA-PP}$	Supply Noise Voltage		100	mV <sub>PP</sub>

**Note:**

- Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specification should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

## DC Electrical Characteristics

Values are for over-supply voltage and operating temperature ranges, unless otherwise specified. Typical values are given for  $V_{DD} = 2.775V$  and  $T_A = 25^\circ C$ . Positive current values refer to the current flowing into the device and negative values refer to the current flowing out of the pins. Voltages are referenced to GROUND unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>LVC MOS I/O</b>						
$V_{IH}$	Input High Voltage		$0.65 \times V_{DDP}$		$V_{DDP}$	
$V_{IL}$	Input Low Voltage		GND		$0.35 \times V_{DDP}$	V
$V_{OH}$	Output High Voltage	$I_{OH} = 2.0mA$	$V_{DDP} = 3.3 \pm 0.30$	$0.75 \times V_{DDP}$		V
			$V_{DDP} = 2.5 \pm 0.20$			
			$V_{DDP} = 1.8 \pm 0.18$			
$V_{OL}$	Output Low Voltage	$I_{OL} = 2.0mA$	$V_{DDP} = 3.3 \pm 0.30$		$0.25 \times V_{DDP}$	V
			$V_{DDP} = 2.5 \pm 0.20$			
			$V_{DDP} = 1.8 \pm 0.18$			
$I_{IN}$	Input Current	$V_{IN} = 0V$ to $3.6V$	-5.0		5.0	$\mu A$
<b>DIFFERENTIAL I/O</b>						
$I_{ODH}$	Output HIGH source current	$V_{OS} = 1.0V$		-1.75		mA
$I_{ODL}$	Output LOW sink current	$V_{OS} = 1.0V$		0.950		mA
$I_{OS}$	Short-Circuit Output Current	$V_{OUT} = 0V$	Driver Enabled			mA
			Driver Disabled			$\pm 5$
$I_{OZ}$	Disabled Output Leakage Current	CKSO, DSO = $0V$ to $V_{DDs}$ $S2 = S1 = 0V$		$\pm 1$	$\pm 5$	$\mu A$
$I_{TH}$	Differential Input Threshold High Current		50			$\mu A$
$I_{TL}$	Differential Input Threshold Low Current				-50	$\mu A$
$I_{IZ}$	Disabled Input Leakage Current	CKSI, DSI = $0V$ to $V_{DDs}$ $S2 = S1 = 0V$		$\pm 1$	$\pm 5$	$\mu A$
$I_{IS}$	Short-Circuit Input Current	$V_{OUT} = V_{DDs}$				mA
$V_{ICM}$	Input Common Mode Range	$V_{DDs} = 2.775 \pm 5\%$	0.5		$V_{DDs-1}$	V
$R_{TRM}$	CKSI, DS Internal Receiver Termination Resistor	$V_{ID} = 50mV$ , $V_{IC} = 925mV$ , DIRI = 0 $ CKSI^+ - CKSI^-  = V_{ID}$		100		$\Omega$

## Power Supply Currents

Typical values are given for  $V_{DD} = 2.775V$  and  $T_A = 25^{\circ}C$ . Positive current values refer to the current flowing into the device and negative values refer to the current flowing out of the pins. Voltages are referenced to GROUND unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
IDDA1	VDDA Serializer Static Supply Current	All DP and Control Inputs at 0V or NOCKREF, S2 = 0, S1 = 1, DIR = 1		450		$\mu A$	
IDDA2	VDDA Deserializer Static Supply Current	All DP and Control Inputs at 0V or NOCKREF, S2 = 0, S1 = 1, DIR = 0		550		$\mu A$	
IDDS1	VDDS Serializer Static Supply Current	All DP and Control Inputs at 0V or NOCKREF, S2 = 0, S1 = 1, DIR = 1		4		mA	
IDDS2	VDDS Deserializer Static Supply Current	All DP and Control Inputs at 0V or NOCKREF, S2 = 0, S1 = 1, DIR = 0		4.5		mA	
IDD_PD	VDD Power-Down Supply Current IDD_PD = IDDA	S1 = S2 = 0 All Inputs at GND or VDD		0.1		$\mu A$	
IDD_SER1	26:1 Dynamic Serializer Power Supply Current IDD_SER1 = IDDA+IDDS+IDDP	CKREF = STROBE DIRI = H	S2 = 0 S1 = 1	1.2MHz		9	mA
				5MHz		14	
			S2 = 1 S1 = 0	5MHz		9	
				15MHz		17	
			S2 = 1 S1 = 1	10MHz		9	
				26MHz		16	
IDD_DES1	26:1 Dynamic Deserializer Power Supply Current IDD_DES1 = IDDA+IDDS+IDDP	CKREF = STROBE DIRI = L	S2 = 0 S1 = 1	2MHz		5	mA
				5MHz		6	
			S2 = 1 S1 = 0	5MHz		4	
				15MHz		5	
			S2 = 1 S1 = 1	10MHz		7	
				26MHz		11	
IDD_SER2	26:1 Dynamic Serializer Power Supply Current IDD_SER2 = IDDA+IDDS+IDDP	NO CKREF STROBE Active CKSI = 15x STROBE DIRI = H		2MHz		8	mA
				5MHz		8	
				10MHz		10	
				15MHz		12	

## AC Electrical Characteristics

Characteristics at recommended over-supply voltage and operating temperature ranges, unless otherwise specified. Typical values are given for  $V_{DD} = 2.775V$  and  $T_A = 25^\circ C$ . Positive current values refer to the current flowing into device and negative values means current flowing out of the pins. Voltages are referenced to GROUND unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Serializer Input Operating Conditions</b>							
$t_{TCP}$	CKREF Clock Period (2MHz – 26MHz)	CKREF = STROBE Figure 7.	S2=0 S1=1	200		500	ns
			S2=1 S1=0	66		200	
			S2=1 S1=1	38.46		100.00	
$f_{REF}$	CKREF Frequency Relative to STROBE	CKREF does not = STROBE	S2=0 S1=1	$2.25 \times f_{STROBE}$		MHz	
$t_{CPWH}$	CKREF Clock High Time			0.2	0.5	T	
$t_{CPWL}$	CKREF Clock Low Time			0.2	0.5	T	
$t_{CLKT}$	LVC MOS Input Transition Time	Figure 9.			90.0	ns	
$t_{SPWH}$	STROBE Pulse Width HIGH/LOW	Figure 9.		(Tx4)/26	(Tx22)/26	ns	
$f_{MAX}$	Maximum Serial Data Rate	CKREF x 26	S2=0 S1=1	52		130	Mb/s
			S2=1 S1=0	130		390	
			S2=1 S1=1	260		676	
$t_{STC}$	DP <sub>(n)</sub> Setup to STROBE	DIRI = 1		2.5		ns	
$t_{HTC}$	DP <sub>(n)</sub> Hold to STROBE			2.0		ns	
<b>Serializer AC Electrical Characteristics</b>							
$t_{TCCD}$	Transmitter Clock Input to Clock Output Delay	CKREF = STROBE		33a+1.5	35a+6.5	ns	
$t_{SPOS}$	CKSO Position Relative to DS <sup>(3.)</sup>			-50	250	ps	
<b>PLL AC Electrical Characteristics</b>							
$t_{TPLLS0}$	Serializer Phase Lock Loop Stabilization Time	Figure 11.			200	$\mu s$	
$t_{TPLLD0}$	PLL Disable Time Loss of Clock	Figure 12.			30	$\mu s$	
$t_{TPLLD1}$	PLL Power-Down Time <sup>(4.)</sup>	Figure 13.			20	ns	
<b>Deserializer Input Operating Conditions</b>							
$t_{S_DS}$	Serial Port Setup Time, DS-to-CKS <sup>(6.)</sup>			1.4		ns	
$t_{H_DS}$	Serial Port Hold Time, DS-to-CKS <sup>(5.)</sup>			-250		ps	
<b>Deserializer AC Electrical Characteristics</b>							
$t_{RCOP}$	Deserializer Clock Output (CKP OUT) Period <sup>(6.)</sup>	Figure 10.		50	500	ns	
$t_{RCOL}$	CKP OUT Low Time <sup>(6.)</sup>	(Rising Edge STROBE) Serializer source STROBE = CKREF Figure 10.		13a-3	13a+3	ns	
$t_{RCOH}$	CKP OUT High Time			13a-3	13a+3	ns	
$t_{PDV}$	Data Valid to CKP LOW	(Rising Edge STROBE) Figure 10.		8a-6	8a+1	ns	
$t_{ROLH}$	Output Rise Time (20% to 80%)	$C_L = 8pF$ Figure 7.		18		ns	
$t_{ROHL}$	Output Fall Time (20% to 80%)	$C_L = 8pF$ Figure 7.		18		ns	

**Notes:**

3. Skew is measured from either the rising or falling edge of CKSO clock to the rising or falling edge of data (DSO). Signals are edge aligned. Both outputs should have identical load conditions for this test to be valid.
4. The power-down time is a function of the CKREF frequency prior to CKREF being stopped HIGH or LOW and the state of the S1/S2 mode pins. The specific number of clock cycles required for the PLL to be disabled varies dependent upon the operating mode of the device.
5. Signals are transmitted from the serializer source synchronously. Note that, in some cases, data is transmitted when the clock remains at a HIGH state. Skew should only be measured when data and clock are transitioning at the same time. Total measured input skew would be a combination of output skew from the serializer, load variations, and ISI and jitter effects.
6. **a = (1/f)/13** Rising edge of CKP appears approximately 13 bit times after the falling edge of the CKP output. Falling edge of CKP occurs approximately eight bit times after a data transition or six bit times after the falling edge of CKSO. Variation of the data with respect to the CKP signal is due to internal propagation delay differences of the data and CKP path and propagation delay differences on the various data pins. Note that if the CKREF is not equal to STROBE for the serializer, the CKP signal does not maintain a 50% duty cycle. The low time of CKP remains 13 bit times.

**Control Logic Timing Controls**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$t_{PHL\_DIR}$ , $t_{PLH\_DIR}$	Propagation Delay DIRI-to-DIRO	DIRI LOW-to-HIGH or HIGH-to-LOW			17	ns
$t_{PLZ}$ , $t_{PHZ}$	Propagation Delay DIRI-to-DP	DIRI LOW-to-HIGH			25	ns
$t_{PZL}$ , $t_{PZH}$	Propagation Delay DIRI-to-DP	DIRI HIGH-to-LOW			25	ns
$t_{PLZ}$ , $t_{PHZ}$	Deserializer Disable Time: S0 or S1 to DP	DIRI = 0, S1(2) = 0 and S2(1) = LOW-to-HIGH, Figure 14.			25	ns
$t_{PZL}$ , $t_{PZH}$	Deserializer Enable Time: S0 or S1 to DP	DIRI = 0, <sup>(7.)</sup> S1(2) = 0 and S2(1) = LOW-to-HIGH Figure 14.			2	$\mu$ s
$t_{PLZ}$ , $t_{PHZ}$	Serializer Disable Time: S0 or S1 to CKSO, DS	DIRI = 1, S1(2) = 0 and S2(1) = HIGH-to-LOW, Figure 13.			25	ns
$t_{PZL}$ , $t_{PZH}$	Serializer Enable Time: S0 or S1 to CKSO, DS	DIRI = 1, S1(2) and S2(1) = LOW-to-HIGH, Figure 13.			65	ns


**Note:**

7. Deserializer Enable Time includes the time required for internal voltage and current references to stabilize. This time is significantly less than the PLL Lock Time and therefore does not limit overall system startup time.


**Capacitance**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$C_{IN}$	Capacitance of Input Only Signals, CKREF, STROBE, S1, S2, DIRI	DIRI = 1, S1 = S2 = 0, $V_{DD} = 2.5V$		2		pF
$C_{IO}$	Capacitance of Parallel Port Pins DP <sub>1:12</sub>	DIRI = 1, S1 = S2 = 0, $V_{DD} = 2.5V$		2		pF
$C_{IO-DIFF}$	Capacitance of Differential I/O Signals	DIRI = 0, S1 = S2 = 0, $V_{DD} = 2.775V$		2		pF



## AC Loading and Waveforms



**Figure 7. LVC MOS Output Load and Transition Times**





**Figure 9. LVC MOS Clock Parameters**




Setup: MODE0 = "0" or "1", MODE1 = "1", SER/DES = "1"

**Figure 8. Serial Setup and Hold Times**



Setup: EN\_DES = "1", CKSI and DSI are valid signals


**Figure 10. Deserializer Data Valid Window Time and Clock Output Parameters**



Note: CKREF Signal is free running.


**Figure 11. Serializer PLL Lock Time**

AC Loading and Waveforms (Continued)



Note: CKREF Signal can be stopped either High or LOW


Figure 12. PLL Loss of Clock Disable Time



Note: CKREF must be active and PLL must be stable

Figure 13. PLL Power-Down Time

Figure 14. Serializer Enable and Disable Time




Note: If S1(2) transitioning then S2(1) must = 0 for test to be valid

Figure 15. Deserializer Enable and Disable Times

## Tape and Reel Specification

### MLP Embossed Tape Dimension

Dimensions are in millimeters.





Package	A <sub>0</sub> ±0.1	B <sub>0</sub> ±0.1	D ±0.05	D <sub>1</sub> Min.	E ±0.1	F ±0.1	K <sub>0</sub> ±0.1	P <sub>1</sub> Typ.	P <sub>0</sub> Typ.	P <sub>2</sub> ±0/05	T Typ.	T <sub>C</sub> ±0.005	W ±0.3	W <sub>C</sub> Typ.
5 x 5	5.35	5.35	1.55	1.50	1.75	5.50	1.40	8.00	4.00	2.00	0.30	0.07	12.00	9.30
6 x 6	6.30	6.30	1.55	1.50	1.75	5.50	1.40	8.00	4.00	2.00	0.30	0.07	12.00	9.30

#### Notes:

A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> dimensions are determined with respect to the EIA/JEDEC RS-481 rotational and lateral movement requirements (see sketches A, B, and C).

### Shipping Reel Dimension


Dimensions are in millimeters.



Tape Width	Dia A Max.	Dim B Min.	Dia C +0.5/-0.2	Dia D Min.	Dim N Min.	Dim W1 +2.0/-0	Dim W2 Max.	Dim W3 (LSL-USL)
8	330.0	1.5	13.0	20.2	178.0	8.4	14.4	7.9 ~ 10.4
12	330.0	1.5	13.0	20.2	178.0	12.4	18.4	11.9 ~ 15.4
16	330.0	1.5	13.0	20.2	178.0	16.4	22.4	15.9 ~ 19.4



### Physical Dimensions



**NOTES:**

- A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WJJD-2 WITH EXCEPTION THAT THIS IS A SAWN VERSION.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- D. LAND PATTERN PER IPC SM-782.
- E. WIDTH REDUCED TO AVOID SOLDER BRIDGING.
- F. DIMENSIONS ARE NOT INCLUSIVE OF BURRS, MOLD FLASH, OR TIE BAR PROTRUSIONS.
- G. DRAWING FILENAME: MKT-MLP40Arev3.


**Figure 16. 40-Terminal, Molded Leadless Package (MLP), Quad, JEDEC MO0220, 6mm Square**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>


Physical Dimensions (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-195,
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. STATISTICAL TOLERANCING FOR REFERENCE REFER TO MAX DIMENSION FOR QA INSPECTION
- E. LAND PATTERN RECOMENDATION PER IPC-7351 TABLE14-15 LAND PATTERN NAME PER TABLE 3-15: BGA50P+6X7-42

LAND PATTERN RECOMMENDATION



BGA42ArevB

Figure 17. 42-Ball, Ultra Small Scale Ball Grid Array (USS-BGA), JEDEC MO-195, 3.5mm Wide

**Note:** [Click here for tape and reel specifications, available at:](#)

<http://www.fairchildsemi.com/products/analog/packaging/bga42.html>

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.






Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFST™	Power-SPM™	The Power Franchise®
Auto-SPM™	FRFET®	PowerTrench®	The Right Technology for Your Success™
AX-CAP™*	Global Power Resource™	PowerXS™	<b>the power franchise</b>
Build it Now™	Green FPS™	Programmable Active Droop™	TinyBoost™
CorePLUS™	Green FPS™ e-Series™	QFET®	TinyBuck™
CorePOWER™	Gmax™	QS™	TinyCalc™
CROSSVOLT™	GTO™	Quiet Series™	TinyLogic®
CTL™	IntelliMAX™	RapidConfigure™	TINYOPTO™
Current Transfer Logic™	ISOPLANAR™	 ™	TinyPower™
DEUXPEED®	MegaBuck™	Saving our world, 1mW/Wk/W at a time™	TinyPVM™
Dual Cool™	MI CROCOUPLER™	SignalWise™	TinyWire™
EcoSPARK®	MicroFET™	SmartMax™	TriFault Detect™
EfficientMax™	MicroPak™	SMART START™	TRUECURRENT®*
ESBC™	MicroPak2™	SPM®	μSerDes™
	MillerDrive™	STEALTH™	
Fairchild®	MotionMax™	SuperFET®	UHC®
Fairchild Semiconductor®	Motion-SPM™	SuperSOT™-3	Ultra FRFET™
FACT Quiet Series™	mWSaver™	SuperSOT™-6	UniFET™
FACT®	OptoHIT™	SuperSOT™-8	VCX™
FAST®	OPTOLOGIC®	SupreMOS®	VisualMax™
FastvCore™	OPTOPLANAR®	SyncFET™	XS™
FETBench™		Sync-Lock™	
FlashWriter®*	PDP SPM™		
FPS™			

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I53