



SANYO Semiconductors

DATA SHEET

LC87F5932A — CMOS IC Internal 32K-byte FROM and 1024-byte RAM 8-bit 1-chip Microcontroller

Overview

The SANYO LC87F5932A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 32K-byte flash ROM (onboard programmable), 1024-byte RAM, an on-chip debugger, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), an 8-bit 11-channel AD converter, two 12-bit PWM channels, a system clock frequency divider, ROM correction function, and a 23-source 10-vector interrupt feature.

Features

■ Flash ROM

- Capable of on-board-programing with wide range, 3.0 to 5.5V, of voltage source.
- Block-erasable in 128 byte units
- 32768 × 8 bits (LC87F5932A)

■ RAM

- 1024 × 9 bits (LC87F5932A)

■ Minimum Bus Cycle

- | | |
|------------------|-----------------|
| • 83.3ns (12MHz) | VDD=3.0 to 5.5V |
| • 125ns (8MHz) | VDD=2.5 to 5.5V |
| • 500ns (2MHz) | VDD=2.2 to 5.5V |

Note: The bus cycle time here refers to the ROM read speed.

* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

www.semiconductor-sanyo.com/network

■Minimum Instruction Cycle Time

- 250ns (12MHz) VDD=3.0 to 5.5V
- 375ns (8MHz) VDD=2.5 to 5.5V
- 1.5 μ s (2MHz) VDD=2.2 to 5.5V

■Ports

- Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 46 (P1n, P2n, P70 to P73, P80 to P86, PBn, PCn, PWM2, PWM3, XT2)

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

- Normal withstand voltage input ports 1 (XT1)

- Dedicated oscillator ports 2 (CF1, CF2)

- Reset pins 1 (RES)

- Power pins 6 (VSS1 to 3, VDD1 to 3)

■Timers

- Timer 0 : 16-bit timer/counter with a capture register

Mode 0 : 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels

Mode 1 : 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter
(with an 8-bit capture register)

Mode 2 : 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3 : 16-bit counter (with a 16-bit capture register)

- Timer 1 : 16-bit timer/counter that supports PWM/toggle outputs

Mode 0 : 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1 : 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2 : 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3 : 16-bit timer with an 8-bit prescaler (with toggle outputs)

(the lower-order 8 bits can be used as PWM)

- Timer 4 : 8-bit timer with a 6-bit prescaler

- Timer 5 : 8-bit timer with a 6-bit prescaler

- Timer 6 : 8-bit timer with a 6-bit prescaler (with toggle outputs)

- Timer 7 : 8-bit timer with a 6-bit prescaler (with toggle outputs)

- Base timer

1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.

2) Interrupts programmable in 5 different time schemes

■High-speed Clock Counter

1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz)

2) Can generate output real-time

■SIO

- SIO0 : 8-bit synchronous serial interface

1) LSB first/MSB first mode selectable

2) Built-in 8-bit baudrate generator (maximum transfer clock cycle =4/3 tCYC)

3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)

- SIO1 : 8-bit asynchronous/synchronous serial interface

Mode 0 : Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)

Mode 1 : Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)

Mode 2 : Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)

Mode 3 : Bus mode 2 (start detect, 8 data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator

■AD Converter : 8 bits × 11 channels

■PWM: Multifrequency 12-bit PWM × 2 channels

■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)

- Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

■Interrupts

- 23 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer0/base timer1
5	00023H	H or L	T0H
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.

■Subroutine Stack Levels: 512 levels (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16 bits × 8 bits (5 tCYC execution time)
- 24 bits × 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

■Oscillation Circuits

- RC oscillation circuit (internal): For system clock
- CF oscillation circuit: For system clock, with internal Rf
- Crystal oscillation circuit: For low-speed system clock, with internal Rf

■ System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■ Standby Function

- HALT mode : Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode : Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode : Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are four ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit

■ ROM Correction Function

- Executes the correction program on detection of a match with the program counter value.
- Correction program area size : 128 bytes

■ Onchip Debugger

- Supports software debugging with the IC mounted on the target board.

■ Package Form

- QIP64E(14 × 14): Lead-free type
- TQFP64J(10 × 10): Lead-free type
- TQFP64J(7 × 7): Lead-free type
- FLGA68K(6.0 × 6.0): Lead-free type
- FLGA64(5.0 × 5.0): Lead-free type

■ Development Tools

- Evaluation chip: LC87EV690
- Emulator: EVA62S+ECB876600D+SUB875800+POD (Varies with packages.)
ICE-B877300+SUB875800+POD (Varies with packages.)
PODs vary with packages. Some PODs may not be supported. See table below for more information.

■ Programming boards

Varies with packages. See table below for more information.


Table of PODs and Programming boards

Package	POD	Programming boards
QIP64E(14 × 14)	POD64QFP	W87F50256Q
TQFP64J(10 × 10)	POD64SQFP	W87F57256SQ
TQFP64J(7 × 7)	Not Supported	W87F58256TQ7
FLGA68K(6.0 × 6.0)	Not Supported	W87F58256FL6 * This board is Built To Order. It may take about a month to deliver.
FLGA64(5.0 × 5.0)	Not Supported	W87F59256FL5 * This board is Built To Order. It may take about a month to deliver.

Package Dimensions

unit : mm (typ)


3159A



Package Dimensions

unit : mm (typ)


3289



Package Dimensions


unit : mm (typ)

3310



LC87F5932A

Pin Assignment




SANYO: QIP64E(14 × 14) “Lead-free Type”
SANYO: TQFP64J(10 × 10) “Lead-free Type”
SANYO: TQFP64J(7 × 7) “Lead-free Type”

Package Dimensions

unit : mm (typ)


3326



Package Dimensions


unit : mm (typ)

3328



LC87F5932A

Pin Assignments



Top view


Pin No.	Pin Name						
1	P12/SCK0	18	P06/T6O	35	PB1	52	P70/INT0/T0LCP/AN8
2	P13/SO1	19	P07/T7O	36	PB0	53	P71/INT1/T0HCP/AN9
3	P14/SI1/SB1	20	P20/UTX/INT4/T1IN	37	V _{SS} 3	54	P72/INT2/T0IN
4	P15/SCK1	21	P21/URX/INT4/T1IN	38	V _{DD} 3	55	P73/INT3/T0IN
5	P16/T1PWM	22	P22/INT4/T1IN	39	PC7	56	RES
6	P17/T1PWMH/BUZ	23	P23/INT4/T1IN	40	PC6	57	XT1/AN10
7	PWM2	24	P24/INT5/T1IN	41	PC5	58	XT2/AN11
8	PWM3	25	P25/INT5/T1IN	42	PC4	59	V _{SS} 1
9	V _{DD} 2	26	P26/INT5/T1IN	43	PC3	60	CF1
10	V _{SS} 2	27	P27/INT5/T1IN	44	PC2	61	CF2
11	P00	28	PB7	45	PC1	62	V _{DD} 1
12	P01	29	PB6	46	PC0	63	P80/AN0
13	P02	30	PB5	47	P86/AN6	64	P81/AN1
14	P03	31	PB4	48	P85/AN5	65	P82/AN2
15	P04	32	PB3	49	P84/AN4	66	P10/SO0
16	P05/CKO	33	PB2	50	P83/AN3	67	P11/SI0/SB0
17	No Connect	34	No Connect	51	No Connect	68	No Connect

Note: Pin number 17, 34, 51, 68 of NC terminals are not connected electrically. Also, A1, A11, L1, L11 are dummy terminals for the package. These terminals need to be bonded with foot pattern for the secure bonding of the package.

SANYO: FLGA68K(6.0 × 6.0) "Lead-free Type"

LC87F5932A

LC87F5932A




Top view

Pin No.	Pin Name						
1	P12/SCK0	17	P06/T6O	33	PB1	49	P70/INT0/T0LCP/AN8
2	P13/SO1	18	P07/T7O	34	PB0	50	P71/INT1/T0HCP/AN9
3	P14/SI1/SB1	19	P20/UTX/INT4/T1IN	35	V _{SS} 3	51	P72/INT2/T0IN
4	P15/SCK1	20	P21/URX/INT4/T1IN	36	V _{DD} 3	52	P73/INT3/T0IN
5	P16/T1PWM_L	21	P22/INT4/T1IN	37	PC7	53	RES
6	P17/T1PWMH/BUZ	22	P23/INT4/T1IN	38	PC6	54	XT1/AN10
7	PWM2	23	P24/INT5/T1IN	39	PC5	55	XT2/AN11
8	PWM3	24	P25/INT5/T1IN	40	PC4	56	V _{SS} 1
9	V _{DD} 2	25	P26/INT5/T1IN	41	PC3	57	CF1
10	V _{SS} 2	26	P27/INT5/T1IN	42	PC2	58	CF2
11	P00	27	PB7	43	PC1	59	V _{DD} 1
12	P01	28	PB6	44	PC0	60	P80/AN0
13	P02	29	PB5	45	P86/AN6	61	P81/AN1
14	P03	30	PB4	46	P85/AN5	62	P82/AN2
15	P04	31	PB3	47	P84/AN4	63	P10/SO0
16	P05/CKO	32	PB2	48	P83/AN3	64	P11/SI0/SB0

SANYO: FLGA64(5.0 × 5.0) "Lead-free Type"

System Block Diagram



LC87F5932A

Pin Description

Pin Name	I/O	Description	Option																		
V_{SS1} V_{SS2} V_{SS3}	-	-Power supply pin	No																		
V_{DD1} V_{DD2} V_{DD3}	-	+Power supply pin	No																		
Port 0 P00 to P07	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 4-bit units • Pull-up resistors can be turned on and off in 4-bit units. • HOLD reset input • Port 0 interrupt input • Shared pins <ul style="list-style-type: none"> P05 : Clock output (system clock / can selected from sub clock) P06 : Timer 6 toggle output P07 : Timer 7 toggle output 	Yes																		
Port 1 P10 to P17	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units. • Shared pins <ul style="list-style-type: none"> P10 : SIO0 data output P11 : SIO0 data input/bus I/O P12 : SIO0 clock I/O P13 : SIO1 data output P14 : SIO1 data input/bus I/O P15 : SIO1 clock I/O P16 : Timer 1PWML output P17 : Timer 1PWMH output/beeper output 	Yes																		
Port 2 P20 to P27	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units. • Shared pins <ul style="list-style-type: none"> P20 : UART transmit P21 : UART receive P20 to P23 : INT4 input/HOLD reset input/timer 1 event input/timer 0L capture input/timer 0H capture input P24 to P27 : INT5 input/HOLD reset input/timer 1 event input/timer 0L capture input/timer 0H capture input <p>Interrupt acknowledge type</p> <table border="1"> <thead> <tr> <th></th> <th>Rising</th> <th>Falling</th> <th>Rising & Falling</th> <th>H level</th> <th>L level</th> </tr> </thead> <tbody> <tr> <td>INT4</td> <td>enable</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>disable</td> </tr> <tr> <td>INT5</td> <td>enable</td> <td>enable</td> <td>enable</td> <td>disable</td> <td>disable</td> </tr> </tbody> </table>		Rising	Falling	Rising & Falling	H level	L level	INT4	enable	enable	enable	disable	disable	INT5	enable	enable	enable	disable	disable	Yes
	Rising	Falling	Rising & Falling	H level	L level																
INT4	enable	enable	enable	disable	disable																
INT5	enable	enable	enable	disable	disable																

Continued on next page.

LC87F5932A

Continued from preceding page.

Pin Name	I/O	Description	Option																														
Port 7	I/O	<ul style="list-style-type: none"> • 4-bit I/O port • I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units. • Shared pins P70 : INT0 input/HOLD reset input/timer 0L capture input/watchdog timer output P71 : INT1 input/HOLD reset input/timer 0H capture input P72 : INT2 input/HOLD reset input/timer 0 event input/timer 0L capture input/ High speed clock counter input P73 : INT3 input (with noise filter)/timer 0 event input/timer 0H capture input AD converter input port : AN8 (P70), AN9 (P71) Interrupt acknowledge type <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th><th>Rising</th><th>Falling</th><th>Rising & Falling</th><th>H level</th><th>L level</th></tr> <tr> <td>INT0</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr> <tr> <td>INT1</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr> <tr> <td>INT2</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr> <tr> <td>INT3</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr> </table>		Rising	Falling	Rising & Falling	H level	L level	INT0	enable	enable	disable	enable	enable	INT1	enable	enable	disable	enable	enable	INT2	enable	enable	enable	disable	disable	INT3	enable	enable	enable	disable	disable	No
	Rising	Falling	Rising & Falling	H level	L level																												
INT0	enable	enable	disable	enable	enable																												
INT1	enable	enable	disable	enable	enable																												
INT2	enable	enable	enable	disable	disable																												
INT3	enable	enable	enable	disable	disable																												
P70 to P73																																	
Port 8	I/O	<ul style="list-style-type: none"> • 7-bit I/O port • I/O specifiable in 1-bit units • Shared pins AD converter input : port : AN0 (P80) to AN6 (P86)	No																														
P80 to P86																																	
PWM2, PWM3	I/O	<ul style="list-style-type: none"> • PWM2 and PWM3 output ports • General-purpose I/O available 	No																														
Port B	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units. 	Yes																														
PB0 to PB7																																	
Port C	I/O	<ul style="list-style-type: none"> • 8-bit I/O port • I/O specifiable in 1-bit units • Pull-up resistors can be turned on and off in 1-bit units. • Shared pins On-chip debugger pins: DBGP0 to DBGP2 (PC5 to PC7)	Yes																														
PC0 to PC7																																	
RES	Input	Reset pin	No																														
XT1	Input	<ul style="list-style-type: none"> • 32.768kHz crystal oscillator input pin • Shared pins General-purpose input port AD converter input port : AN10 Must be connected to V _{DD1} if not to be used.	No																														
XT2	I/O	<ul style="list-style-type: none"> • 32.768kHz crystal oscillator output pin • Shared pins General-purpose I/O port AD converter input port : AN11 Must be set for oscillation and kept open if not to be used.	No																														
CF1	Input	Ceramic resonator input pin	No																														
CF2	Output	Ceramic resonator output pin	No																														

Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P86	-	No	Nch-open drain	No
PWM2, PWM3	-	No	CMOS	No
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
XT1	-	No	Input for 32.768kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note 1 : Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

*1 : Connect the IC as shown below to minimize the noise input to the VDD1 pin.

Be sure to electrically short the VSS1, VSS2, and VSS3 pins.



*2 : The internal memory is sustained by VDD1. If none of VDD2 and VDD3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

LC87F5932A

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification				unit
				V_{DD} [V]	min	typ	max	
Maximum supply voltage	V_{DD} max	$V_{DD1}, V_{DD2}, V_{DD3}$	$V_{DD1}=V_{DD2}=V_{DD3}$		-0.3		+6.5	
Input voltage	$V_I(1)$	XT1, CF1			-0.3		$V_{DD}+0.3$	
Input/output voltage	$V_{IO}(1)$	Ports 0, 1, 2 Ports 7, 8 Ports B, C PWM2, PWM3 XT2			-0.3		$V_{DD}+0.3$	V
High level output current	Peak output current	IOPH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-10		
		IOPH(2)	PWM2, PWM3	Per 1 applicable pin		-20		
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5		
	Mean output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2 Ports B, C	CMOS output select Per 1 applicable pin		-7.5		
		IOMH(2)	PWM2, PWM3	Per 1 applicable pin		-15		
		IOMH(3)	P71 to P73	Per 1 applicable pin		-3		
	Total output current	$\Sigma I_{OAH}(1)$	P71 to P73	Total of all applicable pins		-10		
		$\Sigma I_{OAH}(2)$	Port 1 PWM2, PWM3	Total of all applicable pins		-25		
		$\Sigma I_{OAH}(3)$	Ports 0, 2	Total of all applicable pins		-25		
		$\Sigma I_{OAH}(4)$	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins		-45		
		$\Sigma I_{OAH}(5)$	Port B	Total of all applicable pins		-25		
		$\Sigma I_{OAH}(6)$	Port C	Total of all applicable pins		-25		
		$\Sigma I_{OAH}(7)$	Ports B, C	Total of all applicable pins		-45		
Low level output current	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				20
		IOPL(2)	P00, P01	Per 1 applicable pin				30
		IOPL(3)	Ports 7, 8 XT2	Per 1 applicable pin				10
	Mean output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 Ports B, C PWM2, PWM3	Per 1 applicable pin				15
		IOML(2)	P00, P01	Per 1 applicable pin				20
		IOML(3)	Ports 7, 8 XT2	Per 1 applicable pin				7.5
	Total output current	$\Sigma I_{OAL}(1)$	Port 7 P83 to P86, XT2	Total of all applicable pins				15
		$\Sigma I_{OAL}(2)$	P80 to P82	Total of all applicable pins				15
		$\Sigma I_{OAL}(3)$	Ports 7, 8 XT2	Total of all applicable pins				20
		$\Sigma I_{OAL}(4)$	Port 1 PWM2, PWM3	Total of all applicable pins				45
		$\Sigma I_{OAL}(5)$	Ports 0, 2	Total of all applicable pins				45
		$\Sigma I_{OAL}(6)$	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins				80
		$\Sigma I_{OAL}(7)$	Port B	Total of all applicable pins				45
		$\Sigma I_{OAL}(8)$	Port C	Total of all applicable pins				45
		$\Sigma I_{OAL}(9)$	Ports B, C	Total of all applicable pins				80

Note 1-1: The mean output current is a mean value measured over 100ms.

Continued on next page.

LC87F5932A

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions	Specification			
				V _{DD} [V]	min	typ	max
Power dissipation	Pd max	QIP64E(14 × 14)	Ta=-20 to +70°C				375
		TQFP64J(10 × 10)					246
		TQFP64J(7 × 7)					170
		FLGA68K(6.0 × 6.0)					121
		FLGA64(5.0 × 5.0)					128
Operating ambient temperature	Topr				-30		+70
Storage ambient temperature	Tstg				-55		+125

LC87F5932A

Allowable Operating Range at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification			
				V_{DD} [V]	min	typ	max
Operating supply voltage (Note 2-1)	$V_{DD}(1)$	$V_{DD1}=V_{DD2}=V_{DD3}$	0.245 μs $\leq t_{CYC} \leq 200\mu\text{s}$		3.0		5.5
			0.367 μs $\leq t_{CYC} \leq 200\mu\text{s}$		2.5		5.5
			1.47 μs $\leq t_{CYC} \leq 200\mu\text{s}$		2.2		5.5
Memory sustaining supply voltage	V_{HD}	$V_{DD1}=V_{DD2}=V_{DD3}$	RAM and register contents sustained in HOLD mode.		2.0		5.5
High level input voltage	$V_{IH}(1)$	Ports 1, 2 P71 to P73 P70 port input /interrupt side		2.2 to 5.5	0.3 V_{DD} +0.7		V_{DD}
	$V_{IH}(2)$	Ports 0, 8, B, C PWM2, PWM3		2.2 to 5.5	0.3 V_{DD} +0.7		V_{DD}
	$V_{IH}(3)$	Port 70 watchdog timer side		2.2 to 5.5	0.9 V_{DD}		V_{DD}
	$V_{IH}(4)$	XT1, XT2, CF1 RES		2.2 to 5.5	0.75 V_{DD}		V_{DD}
Low level input voltage	$V_{IL}(1)$	Ports 1, 2 P71 to P73 P70 port input /interrupt side		4.0 to 5.5	V_{SS}		0.1 V_{DD} +0.4
				2.2 to 4.0	V_{SS}		0.2 V_{DD}
	$V_{IL}(2)$	Ports 0, 8, B, C PWM2, PWM3		4.0 to 5.5	V_{SS}		0.15 V_{DD} +0.4
				2.2 to 4.0	V_{SS}		0.2 V_{DD}
	$V_{IL}(3)$	Port 70 watchdog timer side		2.2 to 5.5	V_{SS}		0.8 V_{DD} -1.0
Instruction cycle time (Note 2-2)	t_{CYC}			2.2 to 5.5	V_{SS}		0.25 V_{DD}
				3.0 to 5.5	0.245		200
				2.5 to 5.5	0.367		200
External system clock frequency	$F_{EXCF}(1)$	CF1	<ul style="list-style-type: none"> CF2 pin open System clock frequency division ratio=1/1 External system clock duty =$50\pm5\%$ 	3.0 to 5.5	0.1		12
				2.5 to 5.5	0.1		8
				2.2 to 5.5	0.1		2
				3.0 to 5.5	0.2		24.4
			<ul style="list-style-type: none"> CF2 pin open System clock frequency division ratio=1/2 	2.5 to 5.5	0.2		16
				2.2 to 5.5	0.2		4
			<ul style="list-style-type: none"> CF2 pin open System clock frequency division ratio=1/1 	3.0 to 5.5		12	
				2.5 to 5.5		8	
Oscillation frequency range (Note2-3)	$F_{mCF}(1)$	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		4	
	$F_{mCF}(2)$	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5			
	$F_{mCF}(3)$	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5			
	F_{mRC}		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0
	$F_{sX'tal}$	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.2 to 5.5		32.768	

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between t_{CYC} and oscillation frequency is $3/F_{mCF}$ at a division ratio of 1/1 and $6/F_{mCF}$ at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

LC87F5932A

Electrical Characteristics at $T_a = -20^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification			
				V_{DD} [V]	min	typ	max
High level input current	$I_{IH}(1)$	Ports 0, 1, 2 Ports 7, 8 Ports B, C \overline{RES} PWM2, PWM3	Output disabled Pull-up resistor off $V_{IN}=V_{DD}$ (Including output Tr's off leakage current)	2.2 to 5.5			1
	$I_{IH}(2)$	XT1, XT2	For input port specification $V_{IN}=V_{DD}$	2.2 to 5.5			1
	$I_{IH}(3)$	CF1	$V_{IN}=V_{DD}$	2.2 to 5.5			15
Low level input current	$I_{IL}(1)$	Ports 0, 1, 2 Ports 7, 8 Ports B, C \overline{RES} PWM2, PWM3	Output disabled Pull-up resistor off $V_{IN}=V_{SS}$ (Including output Tr's off leakage current)	2.2 to 5.5	-1		
	$I_{IL}(2)$	XT1, XT2	For input port specification $V_{IN}=V_{SS}$	2.2 to 5.5	-1		
	$I_{IL}(3)$	CF1	$V_{IN}=V_{SS}$	2.2 to 5.5	-15		
High level output voltage	$V_{OH}(1)$	Ports 0, 1, 2	$I_{OH}=-1\text{mA}$	4.5 to 5.5	$V_{DD}-1$		
	$V_{OH}(2)$	Ports B, C	$I_{OH}=-0.4\text{mA}$	3.0 to 5.5	$V_{DD}-0.4$		
	$V_{OH}(3)$		$I_{OH}=-0.2\text{mA}$	2.2 to 5.5	$V_{DD}-0.4$		
	$V_{OH}(4)$	P71 to P73	$I_{OH}=-0.4\text{mA}$	3.0 to 5.5	$V_{DD}-0.4$		
	$V_{OH}(5)$		$I_{OH}=-0.2\text{mA}$	2.2 to 5.5	$V_{DD}-0.4$		
	$V_{OH}(6)$	PWM2, PWM3	$I_{OH}=-10\text{mA}$	4.5 to 5.5	$V_{DD}-1.5$		
	$V_{OH}(7)$		$I_{OH}=-1.6\text{mA}$	3.0 to 5.5	$V_{DD}-0.4$		
	$V_{OH}(8)$		$I_{OH}=-1\text{mA}$	2.2 to 5.5	$V_{DD}-0.4$		
Low level output voltage	$V_{OL}(1)$	Ports 0, 1, 2	$I_{OL}=10\text{mA}$	4.5 to 5.5			1.5
	$V_{OL}(2)$	Ports B, C PWM2, PWM3	$I_{OL}=1.6\text{mA}$	3.0 to 5.5			0.4
	$V_{OL}(3)$		$I_{OL}=1\text{mA}$	2.2 to 5.5			0.4
	$V_{OL}(4)$	Ports 7, 8 XT2	$I_{OL}=1.6\text{mA}$	3.0 to 5.5			0.4
	$V_{OL}(5)$		$I_{OL}=1\text{mA}$	2.2 to 5.5			0.4
	$V_{OL}(6)$	P00, P01	$I_{OL}=30\text{mA}$	4.5 to 5.5			1.5
	$V_{OL}(7)$		$I_{OL}=5\text{mA}$	3.0 to 5.5			0.4
	$V_{OL}(8)$		$I_{OL}=2.5\text{mA}$	2.2 to 5.5			0.4
Pull-up resistance	$R_{pu}(1)$	Ports 0, 1, 2, 7 Ports B, C	$V_{OH}=0.9V_{DD}$	4.5 to 5.5	15	35	80
	$R_{pu}(2)$			2.2 to 5.5	18	50	150
Hysteresis voltage	V_{HYS}	\overline{RES} Ports 1, 2, 7		2.2 to 5.5		$0.1V_{DD}$	
Pin capacitance	CP	All pins	For pins other than that under test: $V_{IN}=V_{SS}$ $f=1\text{MHz}$ $T_a=25^\circ\text{C}$	2.2 to 5.5		10	pF

LC87F5932A

Serial Input/Output Characteristics at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

Parameter		Symbol	Pin/Remarks	Conditions	V_{DD} [V]	Specification			
Serial clock	Input clock	tSCK(1)	SCK0(P12)	See Fig. 6. <ul style="list-style-type: none"> Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2) 		min	typ	max	unit
		tSCKL(1)		2.2 to 5.5	2			tCYC	
		tSCKH(1)			1				
		tSCKHA(1)			1				
	Output clock	tSCK(2)	SCK0(P12)	<ul style="list-style-type: none"> CMOS output selected See Fig. 6. 	2.2 to 5.5	4			tSCK
		tSCKL(2)				4/3			
		tSCKH(2)				1/2			
		tSCKHA(2)				1/2			
Serial input	Data setup time	tsDI(1)	SB0(P11), SI0(P11)	<ul style="list-style-type: none"> Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.2 to 5.5	0.03			μs
	Data hold time	thDI(1)			2.2 to 5.5	0.03			
Serial output	Input clock	tdD0(1)	SO0(P10), SB0(P11)	<ul style="list-style-type: none"> Continuous data transmission/reception mode (Note 4-1-3) 	2.2 to 5.5			$(1/3)t\text{CYC} + 0.05$	μs
		tdD0(2)			2.2 to 5.5			$1t\text{CYC} + 0.05$	
		tdD0(3)		(Note 4-1-3)	2.2 to 5.5			$(1/3)t\text{CYC} + 0.15$	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

LC87F5932A

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

Parameter		Symbol	Pin/Remarks	Conditions	V_{DD} [V]	Specification				
						min	typ	max	unit	
Serial clock	Input clock	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.	2.2 to 5.5	2			tCYC
		Low level pulse width	tSCKL(3)				1			
		High level pulse width	tSCKH(3)				1			
	Output clock	Frequency	tSCK(4)	SCK1(P15)	<ul style="list-style-type: none"> CMOS output selected See Fig. 6. 	2.2 to 5.5	2			tSCK
		Low level pulse width	tSCKL(4)				1/2			
		High level pulse width	tSCKH(4)				1/2			
Serial input	Data setup time	tsDI(2)	SB1(P14), SI1(P14)	<ul style="list-style-type: none"> Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.2 to 5.5	0.03				μs
	Data hold time	thDI(2)			2.2 to 5.5	0.03				
Serial output	Output delay time	tdD0(4)	SO1(P13), SB1(P14)	<ul style="list-style-type: none"> Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. 	2.2 to 5.5			(1/3)tCYC +0.05		

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

LC87F5932A

Pulse Input Conditions at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification			
				V_{DD} [V]	min	typ	max
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27)	• Interrupt source flag can be set. • Event inputs for timer 0 or 1 are enabled.	2.2 to 5.5	1		
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	• Interrupt source flag can be set. • Event inputs for timer 0 are enabled.	2.2 to 5.5	2		
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	• Interrupt source flag can be set. • Event inputs for timer 0 are enabled.	2.2 to 5.5	64		
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	• Interrupt source flag can be set. • Event inputs for timer 0 are enabled.	2.2 to 5.5	256		
	tPIL(5)	RES	Resetting is enabled.	2.2 to 5.5	200		μs

AD Converter Characteristics at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/Remarks	Conditions	Specification			
				V_{DD} [V]	min	typ	max
Resolution	N	AN0(P80) to AN6(P86), AN8(P70),		3.0 to 5.5		8	
Absolute accuracy	ET		(Note 6-1)	3.0 to 5.5			± 1.5
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2)	AD conversion time=32 \times tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.49 μs)		97.92 (tCYC= 3.06 μs)
				3.0 to 5.5	23.52 (tCYC= 0.735 μs)		97.92 (tCYC= 3.06 μs)
			AD conversion time=64 \times tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC= 0.294 μs)		97.92 (tCYC= 1.53 μs)
				3.0 to 5.5	47.04 (tCYC= 0.735 μs)		97.92 (tCYC= 1.53 μs)
Analog input voltage range	VAIN			3.0 to 5.5	V_{SS}		V_{DD}
Analog port input current	IAINH		VAIN= V_{DD}	3.0 to 5.5			1
	IAINL		VAIN= V_{SS}	3.0 to 5.5	-1		

Note 6-1: The quantization error ($\pm 1/2\text{LSB}$) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital value corresponding to the analog input value is loaded in the required register.

LC87F5932A

Consumption Current Characteristics at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$

Parameter	Symbol	Pin/ Remarks	Conditions	Specification				
				V_{DD} [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	$V_{DD1} = V_{DD2} = V_{DD3}$	<ul style="list-style-type: none"> FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. 1/1 frequency division ratio 	4.5 to 5.5		8.7	22	mA
	IDDOP(2)			3.0 to 3.6		5	12.5	
	IDDOP(3)			4.5 to 5.5		6.6	16.5	
	IDDOP(4)			3.0 to 3.6		3.8	9.6	
	IDDOP(5)			2.5 to 3.0		2.5	7.4	
	IDDOP(6)			4.5 to 5.5		2.5	6.3	
	IDDOP(7)			3.0 to 3.6		1.4	3.5	
	IDDOP(8)			2.2 to 3.0		0.9	2.7	
	IDDOP(9)			4.5 to 5.5		0.75	3.1	
	IDDOP(10)			3.0 to 3.6		0.4	1.7	
	IDDOP(11)			2.2 to 3.0		0.28	1.35	
	IDDOP(12)			4.5 to 5.5		35	115	μA
	IDDOP(13)			3.0 to 3.6		18	65	
	IDDOP(14)			2.2 to 3.0		12	46	
HALT mode consumption current (Note 7-1)	IDDHALT(1)		<ul style="list-style-type: none"> HALT mode FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	4.5 to 5.5		3.6	8.2	mA
	IDDHALT(2)			3.0 to 3.6		2	4.6	
	IDDHALT(3)			4.5 to 5.5		2.6	5.9	
	IDDHALT(4)			3.0 to 3.6		1.4	3.3	
	IDDHALT(5)			2.5 to 3.0		1	2.5	
	IDDHALT(6)			4.5 to 5.5		1.15	2.65	
	IDDHALT(7)			3.0 to 3.6		0.6	1.5	
	IDDHALT(8)			2.2 to 3.0		0.4	1.1	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

LC87F5932A

Continued from preceding page.

Parameter	Symbol	Pin/ Remarks	Conditions	Specification			
				V _{DD} [V]	min	typ	max
HALT mode consumption current (Note 7-1)	IDDHALT(9)	V _{DD1} =V _{DD2} =V _{DD3}	<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (oscillation stopped) • FmX'tal=32.768 kHz crystal oscillation mode • System clock set to internal RC oscillation • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	4.5 to 5.5		0.37	1.3
	IDDHALT(10)			3.0 to 3.6		0.2	0.75
	IDDHALT(11)			2.2 to 3.0		0.13	0.54
	IDDHALT(12)		<ul style="list-style-type: none"> • HALT mode • FmCF=0Hz (oscillation stopped) • FmX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 	4.5 to 5.5		18.5	68
	IDDHALT(13)			3.0 to 3.6		10	38
	IDDHALT(14)			2.2 to 3.0		6.5	26
HOLD mode consumption current	IDDHOLD(1)	V _{DD1}	<ul style="list-style-type: none"> • HOLD mode • CF1=V_{DD} or open (External clock mode) 	4.5 to 5.5		0.05	20
	IDDHOLD(2)			3.0 to 3.6		0.03	12
	IDDHOLD(3)			2.2 to 3.0		0.02	8
Timer HOLD mode consumption current	IDDHOLD(4)	V _{DD1}	<ul style="list-style-type: none"> • Timer HOLD mode • CF1=V_{DD} or open (External clock mode) • FmX'tal=32.768kHz crystal oscillation mode 	4.5 to 5.5		16	58
	IDDHOLD(5)			3.0 to 3.6		8.5	32
	IDDHOLD(6)			2.2 to 3.0		5	20

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

F-ROM Programming Characteristics at Ta = -10°C to +55°C, V_{SS1} = V_{SS2} = V_{SS3} = 0V

Parameter	Symbol	Pin/ Remarks	Conditions	Specification				
				V _{DD} [V]	min	typ	max	
Onboard programming current	IDDFW(1)	V _{DD1}	<ul style="list-style-type: none"> • 128-byte programming • Erasing current included 	3.0 to 5.5		25	40	mA
Programming time	tFW(1)		<ul style="list-style-type: none"> • 128-byte programming • Erasing current included • Time for setting up 128-byte data is excluded. 	3.0 to 5.5		22.5	45	ms

UART (Full Duplex) Operating Conditions at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = V_{SS3} = 0\text{V}$


Parameter	Symbol	Pin/remarks	Conditions	Specification			
				V_{DD} [V]	min	typ	max
Transfer rate	UBR	P20, P21		2.2 to 5.5	16/3		8192/3 tCYC

Data length : 7, 8, and 9 bits (LSB first)


Stop bits : 1 bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]		typ [ms]	max [ms]	
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	2.8 to 5.5	0.05	0.15	Internal C1, C2
8MHz	MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	2.2k	2.7 to 5.5	0.05	0.15	Internal C1, C2
		CSTLS8M00G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.05	0.15	
4MHz	MURATA	CSTCR4M00G53-R0	(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	Internal C1, C2
		CSTLS4M00G53-B0	(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after VDD goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]		typ [s]	max [s]	
32.768kHz	SEIKO EPSON	MC-306	18	18	Open	560k	2.2 to 5.5	1.3	3.0	Applicable CL value =12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note : The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF Oscillator Circuit




Figure 2 XT Oscillator Circuit






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note :

Determine the value of C_{RES} and R_{RES} so that the reset signal is present for a period of $200\mu s$ after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of May, 2008. Specifications and information herein are subject to change without notice.