

Middle Power Class-D Speaker Amplifiers

Analog Input / BTL Output

Class-D Speaker Amplifier


BD5426EFS

No.10075EBT05

●Description

BD5426EFS is a 10W + 10W stereo class-D power amplifier IC, developed for space-saving and low heat-generation applications such as low-profile TV sets. The IC employs state-of-the-art Bipolar, CMOS, and DMOS (BCD) process technology that eliminates turn-on resistance in the output power stage and internal loss due to line resistances up to an ultimate level. With this technology, the IC has achieved high efficiency of 87% (9W + 9W output with 8Ω load). The IC, in addition, employs a compact back-surface heat radiation type power package to achieve low power consumption and low heat generation and eliminates necessity of installing an external radiator, up to a total output of 20W. This product satisfies both needs for drastic downsizing, low-profile structures and powerful, high-quality playback of the sound system.

●Features

- 1) A high efficiency of 87% (9W + 9W output with 8Ω load), which is the highest grade in the industry and low heat-generation.
- 2) An output of 10W + 10W (13V, with 8Ω load) is allowed without an external heat radiator.
- 3) Driving a lowest rating load of 6Ω is allowed.
- 4) Pop noise upon turning power on/off and power interruption has been reduced.
- 5) High-quality audio muting is implemented by soft-switching technology.
- 6) An output power limiter function limits excessive output to speakers.
- 7) High-reliability design provided with built-in protection circuits against high temperatures, against VCC shorting and GND shorting, against reduced-voltage, and against applying DC voltage to speaker.
- 8) A master/slave function allowing synchronization of multiple devices reduces beat noises.
- 9) Adjustment of internal PWM sampling clock frequencies (250kHz to 400kHz) allows easy protective measures against unwanted radio emission to AM radio band.
- 10) A compact back-surface heat radiation type power package is employed.
HTSSOP-A44(5mm × 7.5mm × 1.0mm, pitch 0.8mm)

●Absolute maximum ratings

A circuit must be designed and evaluated not to exceed absolute maximum rating in any cases and even momentarily, to prevent reduction in functional performances and thermal destruction of a semiconductor product and secure useful life and reliability.

The following values assume $T_a = 25^\circ\text{C}$. For latest values, refer to delivery specifications.

Parameter	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC}	+20	V	Pin 7, 8, 15, 16, 29, 30, 37, 38, 40 (Note 1, 2)
Power dissipation	P _d	2.0	W	(Note 3)
		4.5	W	(Note 4)
Input voltage for signal pin	V _{IN}	-0.2 ~ +7.2	V	Pin 1, 44 (Note 1)
Input voltage for control pin	V _{CONT}	-0.2 ~ V _{CC} +0.2	V	Pin 20, 24 (Note 1)
Input voltage for clock pin	V _{OSC}	-0.2 ~ +7.2	V	Pin 23 (Note 1)
Operating temperature range	T _{opr}	-40 ~ +85	°C	
Storage temperature range	T _{stg}	-55 ~ +150	°C	
Maximum junction temperature	T _{jmax}	+150	°C	

(Note 1) A voltage that can be applied with reference to GND (pins 11, 12, 33, 34, and 43)

(Note 2) P_d and T_{jmax}=150°C must not be exceeded.

(Note 3) 70mm × 70mm × 1.6mmFR4 One-sided glass epoxy board (Back copper foil 0%) installed.

If used under T_a=25°C or higher, reduce 16mW for increase of every 1°C. The board is provided with thermal via.

(Note 4) 70mm × 70mm × 1.6mmFR4 Both-sided glass epoxy board (Back copper foil 100%) installed.

If used under T_a=25°C or higher, reduce 36mW for increase of every 1°C. The board is provided with thermal via.

●Operating conditions

The following values assume $T_a = 25^\circ\text{C}$. Check for latest values in delivery specifications.

Parameter	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	+10 ~ +16.5	V	Pin 7, 8, 15, 16, 29, 30, 37, 38, 40
Load resistance	R_L	6 ~ 16	Ω	(Note 5)

(Note 5) P_d should not be exceeded.

●Electrical characteristics

Except otherwise specified $T_a = 25^\circ\text{C}$, $V_{CC} = 12\text{V}$, $f_{IN} = 1\text{kHz}$, $R_g = 0\Omega$, $R_L = 8\Omega$, MUTEX="H", MS="L"

For latest values, refer to delivery specifications.

Parameter	Symbol	Limits	Unit	Conditions
Whole circuit				
Circuit current 1 (Sampling mode)	I_{CC1}	25	mA	With no signal
Circuit current 2 (Muting mode)	I_{CC2}	10	mA	MUTEX = "L"
Control circuit				
"H" level input voltage	V_{IH}	2.3 ~ 12	V	SDX, MUTEX, MS
"L" level input voltage	V_{IL}	0 ~ 0.8	V	SDX, MUTEX, MS
Audio circuit				
Voltage gain	G_V	28	dB	$P_O = 1\text{W}$
Maximum output power 1 (Note 6)	P_{O1}	9	W	THD+N = 10%
Maximum output power 2 (Note 6)	P_{O2}	10	W	$V_{CC} = 13\text{V}$, THD+N = 10%
Total harmonic distortion (Note 6)	THD	0.1	%	$P_O = 1\text{W}$, BW=20Hz ~ 20kHz
Crosstalk	CT	85	dB	$P_O = 1\text{W}$, $R_g = 0\Omega$, BW = IHF-A
Output noise voltage (Sampling mode)	V_{NO}	80	μV_{rms}	$R_g = 0\Omega$, BW = IHF-A
Residual noise voltage (Muting mode)	V_{NOM}	1	μV_{rms}	$R_g = 0\Omega$, BW = IHF-A, MUTEX = "L"
Internal sampling clock frequency	F_{OSC}	250	kHz	MS = "L" (In master operation)

(Note 6) The rated values of items above indicate average performances of the device, which largely depend on circuit layouts, components, and power supplies. The reference values are those applicable to the device and components directly installed on a board specified by us.

●Electrical characteristic curves (Reference data)

(1)Under Stereo Operation ($R_L=8\Omega$)




Fig. 1 THD+N – Output power




Fig. 2 THD+N – Frequency




Fig. 3 Voltage gain - Frequency




Fig. 4 Crosstalk - Frequency




Fig. 5 Crosstalk - Output power




Fig. 6 Output power - Power supply voltage

●Electrical characteristic curves (Reference data) – Continued




Fig. 7 Efficiency - Output power




Fig. 8 Efficiency - Output power




Fig. 9 Efficiency - Output power




Fig. 10 Current consumption - Output power




Fig. 11 Current consumption - Power supply voltage




Fig. 12 FFT of Output Noise Voltage

●Electrical characteristic curves (Reference data) – Continued




Fig. 13 Wave form when Releasing Soft-mute




Fig. 14 Wave form when Activating Soft-mute




Fig. 15 Wave form on Instantaneous Power Interruption (20msec / div)




Fig. 16 Wave form on Instantaneous Power Interruption (2msec / div)




Fig. 17 Wave form on Output Power Limiter function (Po = 5W)

●Electrical characteristic curves (Reference data) – Continued

(2)Under Stereo Operation($R_L=6\Omega$)




Fig. 18 Output power - Power supply voltage




Fig. 19 Efficiency - Output power




Fig. 20 Efficiency - Output power




Fig. 21 Efficiency - Output power




Fig. 22 Current consumption - Output power

Dotted lines of the graphs indicate continuous output power to be obtained on musical signal source or by installing additional heat sinks.

● Pin Assignment




Fig. 23 Pin Assignment Diagram

● Outer Dimensions and Inscriptions









Fig. 24 Outer Dimensions and Inscriptions of HTSSOP-A44 Package

●Explanation of Pin Functions (Provided pin voltages are typical values.)

No.	Symbol	Pin voltage	Pin description	Internal equalizing circuit
1 44	IN1 IN2	3.5V	ch1 Analog signal input pin ch2 Analog signal input pin Input audio signal via a capacitor.	
2	PLMT1	3.5V	Voltage-to-current conversion pin for output power limiter function Connect a register.	
3	PLMT2	-	Current-to-voltage conversion pin for output power limiter function Connect a register.	
4	PLMT3	-	Current-to-voltage conversion pin for output power limiter function Connect a register.	
5	PLMT4	3.5V	Bias pin for output power limiter function Connect a register and a capacitor.	




●Explanation of Pin Functions - Continued

No.	Symbol	Pin voltage	Pin description	Internal equalizing circuit
6	BSP1P	-	ch1 positive bootstrap pin Connect a capacitor.	
7, 8	VCCP1P	V _{cc}	ch1 positive power system power supply pin	
9, 10	OUT1P	V _{cc} ~ 0V	ch1 positive PWM signal output pin Connect with output LPF.	
11, 12	GNDP1	0V	ch1 power system GND pin	
13, 14	OUT1N	V _{cc} ~ 0V	ch1 negative PWM signal output pin Connect with output LPF.	
15, 16	VCCP1N	V _{cc}	ch1 negative power system power supply pin	
17	BSP1N	-	ch1 negative bootstrap pin Connect a capacitor.	
18	WARNING	H: 5V L: 0V	Warning output pin Pin to notify operation warning. H: Under warning L: Normal operation Connect a resistor.	
19	ERROR	H: 5V L: 0V	Error output pin A pin for notifying operation errors. H: Error L: Normal operation Connect a resistor.	

●Explanation of Pin Functions - Continued

No.	Symbol	Pin voltage	Pin description	Internal equalizing circuit
20	MUTEX	-	Audio mute control pin H: Mute off L: Mute on	
21, 22	N.C.	-	N.C. pin Nothing is connected with IC internal circuit.	
23	OSC	-	Sampling clock signal input/output pin When using two or more sampling clocks, connect via a capacitor.	
24	MS	-	Master/Slave switching pin Switching of master/slave functions on a sampling clock signal. H: Slave operation L: Master operation	
25	ROSC	5.6V	Internal PWM sampling clock frequency setting pin Usually the pin is used open. To adjust an internal sampling clock frequency, connect a resistor.	

●Explanation of Pin Functions - Continued

No.	Symbol	Pin voltage	Pin description	Internal equalizing circuit
26	TM	0 ~ 5V	Audio muting constant setting pin Connect a capacitor.	
27	VHOLD	0.68×Vcc	Instantaneous power interruption detecting voltage setting pin Connect a capacitor. To adjust a detecting voltage, connect a resistor.	
28	BSP2N	-	ch2 negative bootstrap pin Connect a capacitor.	
29, 30	VCCP2N	Vcc	ch2 negative power system power supply pin	
31, 32	OUT2N	Vcc ~ 0V	ch2 negative PWM signal output pin Connect an output LPF.	
33, 34	GNDP2	0V	ch2 power system GND pin	
35, 36	OUT2P	Vcc ~ 0V	ch2 positive PWM signal output pin Connect an output LPF.	
37, 38	VCCP2P	Vcc	ch2 positive power system power supply pin	
39	BSP2P	-	ch2 positive bootstrap pin Connect a capacitor.	

●Explanation of Pin Functions - Continued

No.	Symbol	Pin voltage	Pin description	Internal equalizing circuit
40	VCCA	Vcc	Analog system power pin	
41	FILP	$\frac{V_{cc}+3.5}{12}$	PWM system bias pin Connect a capacitor.	
42	FILA	3.5V	Analog signal system bias pin Connect a capacitor.	
43	GNDA	0V	Analog system power supply pin	

● Application Circuit Diagram (under stereo operation)

• Vcc=10V ~ 16.5V




Fig. 25 Circuit Diagram of Stereo Operation with 6Ω Load

Table 1 BOM List of Stereo Operation with 6Ω Load

No.	Item	Part Number	Vendor	Configuration		Value	Rated voltage	Tolerance	Temperature characteristics	Quantity	Reference
				mm	inch						
1	IC	BD5426EFS	ROHM	HTSSOP-A44		-	-	-	-	1	IC1
2	C	GRM219B31E684KA88D	MURATA	2012	0805	0.68μF	25V	±10%	±10%	4	C6, C17, C28, C39
3	C	GRM188R11H104KA93	MURATA	1608	0603	0.1μF	50V	±10%	±10%	5	C7, C15, C29, C37, C40
4	C	GRM31MB11H154KA01B	MURATA	3216	1206	0.15μF	50V	±10%	±10%	4	C9, C13, C31, C35
5	C	25ST225M3216	Rubycon	3225	1210	2.2μF	25V	±20%	±5%	2	C1, C44
6	C	50ST684M3225	Rubycon	3225	1210	0.68μF	50V	±20%	±5%	2	C10, C32
7	C	GRM21BB31E335KA75	MURATA	2012	0805	3.3μF	25V	±10%	±10%	1	C27
8	C	GRM188B11E104KA	MURATA	1608	0603	0.1μF	25V	±10%	±10%	3	C5, C23, C26
9	C	GRM21BB11C105KA	MURATA	2012	0805	1μF	16V	±10%	±10%	1	C41
10	C	GRM21BB31C106KE15	MURATA	2012	0805	10μF	16V	±10%	±10%	1	C42
11	C	25SVPD10M	SANYO	6666	2626	10μF	25V	±20%	±25%	3	C8, C38, C43
12	R	MCR01MZPF2202	ROHM	1005	0402	22kΩ	50V	±1%	±200ppm/°C	3	R2, R3, R4
13	R	MCR01MZPF1003	ROHM	1005	0402	100kΩ	50V	±1%	±200ppm/°C	2	R18, R19

No.	Item	Part Number	Vendor	Configuration	Value	Tolerance	DC Resistance	Rated DC Current	Quantity	Reference
				mm						
14	L	7G09B-220M	SAGAMI	10×9×10	22μH×2	±20%	44mΩmax.	4.1A max.	2	L9, L13, L31, L35

●Notes on Usage

1. About absolute maximum ratings

If an applied voltage or an operating temperature exceeds an absolute maximum rating, it may cause destruction of a device. A result of destruction, whether it is short mode or open mode, is not predictable. Therefore, provide a physical safety measure such as fuse, against a special mode that may violate conditions of absolute maximum ratings.

2. About power supply line

As return of current regenerated by back EMF of output coil happens, take steps such as putting capacitor between power supply and GND as a electric pathway for the regenerated current. Be sure that there is no problem with each property such as emptied capacity at lower temperature regarding electrolytic capacitor to decide capacity value. If the connected power supply does not have sufficient current absorption capacity, regenerative current will cause the voltage on the power supply line to rise, which combined with the product and its peripheral circuitry may exceed the absolute maximum ratings. It is recommended to implement a physical safety measure such as the insertion of a voltage clamp diode between the power supply and GND pins.

3. Potential of GND (11, 12, 33, 34, and 43 pins)

Potential of the GND terminal must be the lowest under any operating conditions.

4. About thermal design

Perform thermal design with sufficient margins, in consideration of maximum power dissipation P_d under actual operating conditions. This product has an exposed frame on the back of the package, and it is assumed that the frame is used with measures to improve efficiency of heat dissipation. In addition to front surface of board, provide a heat dissipation pattern as widely as possible on the back also.

A class-D power amplifier has heat dissipation efficiency far higher than that of conventional analog power amplifier and generates less heat. However, extra attention must be paid in thermal design so that a power dissipation P_{diss} should not exceed the maximum power dissipation P_d .

$$\text{Maximum power dissipation} \quad P_d = \frac{T_{jmax} - T_a}{\theta_{ja}} \quad [W]$$

$$\text{Power dissipation} \quad P_{diss} = P_o \left(\frac{1}{\eta} - 1 \right) \quad [W]$$

T_{jmax} : Maximum temperature junction = 150[°C]

T_a : Operating ambient temperature [°C]

θ_{ja} : Package thermal resistance [°C/W]

P_o : Output power [W]

η : Efficiency

5. About operations in strong electric field

Note that the device may malfunction in a strong electric field.

6. Thermal shutdown (TSD) circuit

This product is provided with a built-in thermal shutdown circuit. When the thermal shutdown circuit operates, the output transistors are placed under open status. The thermal shutdown circuit is primarily intended to shut down the IC avoiding thermal runaway under abnormal conditions with a chip temperature exceeding $T_{jmax} = 150^\circ\text{C}$, and is not intended to protect and secure an electrical appliance. Accordingly, do not use this circuit function to protect a customer's electrical appliance.

7. About shorting between pins and installation failure

Be careful about direction and displacement of an LSI when installing it onto the board. Faulty installation may destroy the LSI when the device is energized. In addition, a foreign matter getting inbetween LSI pins, pins and power supply, and pins and GND may cause shorting and destruction of the LSI.

8. About power supply startup and shutdown

When starting up a power supply, be sure to place the MUTEX pin (pin 20) at "L" level. When shutting down a power supply also, be sure to place the pin at "L" level. Those processes reduce pop noises generated upon turning on and off the power supply. In addition, all power supply pins must be started up and shut down at the same time.

9. About WARNING output pin (pin 18) and ERROR output pin (pin 19)

A WARNING flag is output from the WARNING output pin upon operation of the high-temperature protection function and under-voltage protection function. And an ERROR flag is output from the ERROR output pin upon operation of VCC/GND shorting protection function and speaker DC voltage applying protection function. These flags are the function which the condition of this product is shown in. The use which aimed at the protection except for this product is prohibition.

10. About N.C. pins (pins 21 and 22)

The N.C. (Non connection) pins are not connected with an internal circuit. Leave the pins open or connect them to GND.

● Ordering part number

B	D
---	---

Part No.

5	4	2	6
---	---	---	---

Part No.


E	F	S
---	---	---

Package
EFS:HTSSOP-44

E	2
---	---


Packaging and forming specification
E2: Embossed tape and reel

HTSSOP-A44



<Tape and Reel information>

Tape	Embossed carrier tape (with dry pack)
Quantity	1500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

<http://www.rohm.com/contact/>