



Quad Parallel Register With Enable


ELECTRICALLY TESTED PER:
MIL-M-38510/34109

The 54F379 is a 4-Bit register with a buffered common Enable. This device is similar to the 54F175 but features common Enable rather than common Master Reset.

The 'F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q/Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When $\bar{E}$ is HIGH, the register will retain the preset data independent of the CP input. The D_n and $\bar{E}$ inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed. This circuit is designed to prevent false clocking by transitions on the $\bar{E}$ input.

- Edge-Triggered D Type Inputs
- Buffered Positive Edge-Triggered Clock
- Buffered Common Enable Input
- True and Complement Outputs

LOGIC DIAGRAM



Please note that this logic diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Military 54F379



AVAILABLE AS:

- 1) JAN: JM38510/34109BXA
- 2) SMD: N/A
- 3) 883C: 54F379/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
E	1	1	2	GND
Q ₀	2	2	3	OPEN
Q ₀ -bar	3	3	4	OPEN
D ₀	4	4	5	VCC
D ₁	5	5	7	VCC
Q ₁	6	6	8	OPEN
Q ₁ -bar	7	7	9	OPEN
GND	8	8	10	GND
CP	9	9	12	VCC
Q ₂	10	10	13	OPEN
Q ₂ -bar	11	11	14	OPEN
D ₂	12	12	15	VCC
D ₃	13	13	17	VCC
Q ₃	14	14	18	OPEN
Q ₃ -bar	15	15	19	OPEN
VCC	16	16	20	VCC

BURN-IN CONDITIONS:

VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE

Inputs			Outputs	
$\bar{E}$	CP	D_n	Q_n	$\bar{Q}_n$
H		X	NC	NC
L		H	H	L
L		L	L	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Irrelevant

= Transition from Low to High Level


NC = No Change

MOTOROLA MILITARY FAST/LS/TTL DATA


4-176

54F379


CONNECTION DIAGRAM



AC TEST CIRCUIT




WAVEFORM



NOTES:


1. V_{IN} = Input pulse and has the following characteristics:
 $PRR \leq 1.0$ MHz, $t_r = t_f \leq 2.5$ ns.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50$ pF $\pm 10\%$ including scope probe, wiring and stray capacitance, without package in test fixture.
4. $R_L = 499 \Omega \pm 1.0\%$.
5. Voltage measurements are to be made with respect to network ground terminal.

WAVEFORMS



NOTES:

1. Clock input pulse has the following characteristics:
 $V_{gen} = 3.0 \pm 0.2 \text{ V}$, $t_r = t_f \leq 2.5 \text{ ns}$ and $PRR \leq 1.0 \text{ MHz}$.
2. D input has the following characteristics: $V_{gen} = 3.0 \pm 0.2 \text{ V}$,
 $t_{setup} = 3.0 \text{ ns}$ minimum, $t_{hold} = 1.0 \text{ ns}$ minimum,
 $E \text{ to CP} = t_{setup} (D_n > \text{CLK})$, $D_n \text{ to CP} = t_{hold} (D_n > \text{CLK})$.
3. For t_{MAX} testing, see table 1.
4. t_{PLH} and t_{PHL} are shown for Q_n only, ($\text{CLK} > Q_n, \bar{Q}_n$). The $\bar{Q}_n$ output will have these reversed and are omitted for clarity.



NOTES:

1. Clock input pulse has the following characteristics:
 $V_{gen} = 3.0 \pm 0.2 \text{ V}$, $t_r = t_f \leq 2.5 \text{ ns}$ and $PRR \leq 1.0 \text{ MHz}$.
2. Enable characteristics are: $\bar{E} > \text{CP}$, $t_{setup} = \bar{E} \text{ to CP} = 6.0 \text{ ns}$,
 $t_{hold} = D_n \text{ to CP} = 2.0 \text{ ns}$.
3. For t_{MAX} testing, see table.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical “1” Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = –1.0 mA, V _{IN} = 2.0 V or 0.8 V per truth table, E = 0.8 V, CP = (See Note 2).
V _{OL}	Logical “0” Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, E = 0.8 V, V _{IN} = 0.8 V or 2.0 V per truth table, CP = (See Note 1).
V _{IC}	Input Clamping Voltage		–1.2					V	V _{CC} = 4.5 V, I _{IN} = –18 mA, other inputs are open.
I _{IH}	Logical “1” Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
I _{IHH}	Logical “1” Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.
I _{IL}	Logical “0” Input Current	–0.03	–0.6	–0.03	–0.6	–0.03	–0.6	mA	V _{CC} = 5.5 V, V _{IL} = 0.5 V, other inputs are open.
I _{OD}	Diode Current	60		60		60		mA	V _{CC} = 4.5 V, V _{IN} = GND or 4.5 V per truth table, E = GND, V _{OUT} = 2.5 V.
I _{OS}	Output Short Circuit Current	–60	–150	–60	–150	–60	–150	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V or GND per truth table, CP = (See Note 3), E = GND, V _{OUT} = GND.
I _{CC}	Power Supply Current		40		40		40	mA	V _{CC} = 5.5 V, V _{IN} = GND (all inputs), CP = (See Note 3).
V _{IH}	Logical “1” Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical “0” Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at), V _{CC} = 5.5 V, V _{INL} = 0.5 V, V _{INH} = 2.5 V.

NOTES:

1. Apply all voltages, then apply 0 V, 3.0 V, 0 V to clock pulse, then make measurement.
2. Apply all voltages, then apply 3.0 V, 0 V, 3.0 V to clock pulse, then make measurement.
3. Apply all voltages, then apply 0 V, 3.0 V to clock pulse, then make measurement.
4. f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half the input frequency.

54F379

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output Output <u>High-Low</u>	3.0	9.0	2.5	10.5	2.5	10.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 1.0%.
t _{PLH1}	Propagation Delay /Data-Output Output <u>Low-High</u>	2.5	6.5	2.0	8.5	2.0	8.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 1.0%.
f _{MAX}	Maximum Clock Frequency	90		70		70		MHz	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 1.0%.