## INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Sep 04 2000 Apr 18



## FBL22031

### **FEATURES**

- Latched, registered or straight through in either A to B or B to A path
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Each BTL driver has a dedicated Bus GND for a signal return
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up/power down operation
- Low I<sub>CC</sub> current

- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flatpack
- 5V compatible I/O on A-port
- Same pinout and function as the FBL2033 except for  $30\Omega$  series termination
- The A output includes a a series resistor of 30Ω making external terminating resistors unnecessary

### DESCRIPTION

The FBL22031 is a 9-bit latched/registered transceiver featuring a latched, registered or pass-thru mode in either the A-to-B or B-to-A direction.

The FBL22031 is designed with a  $30\Omega$  series resistor in both the HIGH and LOW states of the output.

The FBL22031 is intended to provide the electrical interface to a high performance wired-OR bus.

## QUICK REFERENCE DATA

SYMBOL	PARAMETE	PARAMETER		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An to Bn		2.7	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Bn to An			
Co	Output capacitance (B0 – Bn only)		6	pF
I <sub>OL</sub>	Output current (B0 – Bn only)		100	mA
		AIn to Bn (outputs Low or High)	11	~
Icc	Supply current	Bn to AOn (outputs Low)	22	mA
		Bn to AOn (outputs High)	18	

### **ORDERING INFORMATION**

PACKAGE	$V_{CC}$ = 3.3V±10%; T <sub>amb</sub> = -40°C to +85°C	DWG No.	
52-pin Plastic Quad Flat Pack (PQFP)	FBL22031BB	SOT379-1	

### **PIN CONFIGURATION**



## **PIN DESCRIPTION**

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
A0 – A8	50, 52, 2, 4, 6, 8, 10, 12, 14	I/O	BiCMOS data inputs/3-State outputs (TTL)
<u>B0</u> – <u>B8</u>	40, 38, 36, 34, 32, 30, 28, 26, 24	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
OEB0	46	Input	Enables the B outputs when High
OEB1	45	Input	Enables the B outputs when Low
OEA	47	Input	Enables the A outputs when High
BUS GND	25, 27, 29, 31, 33, 35, 37, 39, 41	GND	Bus ground (0V)
LOGIC GND	51, 1, 3, 5, 7, 9, 11, 13	GND	Logic ground (0V)
V <sub>CC</sub>	23, 43, 49	Power	Positive supply voltage
BIAS V	48	Power	Live insertion pre-bias pin
BG V <sub>CC</sub>	17	Power	Band Gap threshold voltage reference
BG GND	19	GND	Band Gap threshold voltage reference ground
SEL0	20	Input	Mode select
SEL1	15	Input	Mode select
LCAB	18	Input	A to B clock/latch enable (transparent latch when Low)
LCBA	16	Input	B to A clock/latch enable (transparent latch when Low)
TMS	42	Input	Test Mode Select (optional, if not implemented then no connect)
TCK	44	Input	Test Clock (optional, if not implemented then no connect)
TDI	22	Input	Test Data In (optional, if not implemented then no connect)
TDO	21	Output	Test Data Out (optional, if not implemented then shorted to TDI)

#### DESCRIPTION

The TTL-level side (A port) has a common I/O. The common I/O, open collector B port operates at BTL signal levels. The logic element for data flow in each direction is controlled by two mode select inputs (SEL0 and SEL1). A "00" configures latches in both directions. A "10" configures thru mode in both directions. A "01" configures register mode in both direction and latch mode in the B-to-A direction.

When configured in the buffer mode, the inverse of the input data appears at the output port. In the register mode, data is stored on the rising edge of the appropriate clock input (LCAB or LCBA). In the latch mode, clock pins serve as transparent-Low latch enables. Regardless of the mode, data is inverted from input to output.

The 3-State A port is enabled by asserting a High level on OEA. The B port has two output enables, OEB0 and  $\overline{OEB1}$ . Only when OEB0 is High and  $\overline{OEB1}$  is Low is the output enabled.

When either OEB0 is Low or OEB1 is High, the B port is inactive and is pulled to the level of the pull-up voltage. New data can be entered in the register and latched modes or can be retained while the associated outputs are in 3-State (A port) or inactive (B port).

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The B-port interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1V p-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the

drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

Output clamps are provided on the BTL outputs to further reduce switching noise. The "V<sub>OH</sub>" clamp reduces inductive ringing effects during a Low-to-High transition. The "V<sub>OH</sub>" clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL 0.5V V<sub>OL</sub> level. This clamp remains active for approximately 100ns after a High-to-Low transition.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch- free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 3.3V level while V<sub>CC</sub> is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky diode, and also bias the B port output pins to a voltage between 1.62V and 2.1V. This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS V pin should be tied to a V<sub>CC</sub> pin.

The LOGIC GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be infrequent and impossible to troubleshoot.

As with any high power device, thermal considerations are critical. It is recommended that airflow (300lfpm) and/or thermal mounting be used to ensure proper junction temperature.

### PACKAGE THERMAL CHARACTERISTICS

PARAMETER	PARAMETER CONDITION		
θја	Still air	80°C/W	
θја	300 Linear feet per minute air flow	58°C/W	
θјс	Thermally mounted on one side to heat sink	20°C/W	

## FBL22031

### **FUNCTION TABLE**

NODE					INPUT	s				Ουτι	PUTS
MODE	An	Bn*	OEB0	OEB1	OEA	LCAB	LCBA	SEL0	SEL1	An	Bn
An to Bn thru mode	L	_	н	L	L	Х	Х	н	L	input	H**
An to Bh thru mode	Н	-	н	L	L	Х	Х	н	L	input	L
	L	-	н	L	L	L	Х	L	L	input	H**
An to Bn transparent latch	Н	-	н	L	L	L	Х	L	L	input	L
An to $\overline{Bn}$ latch and read	1	—	н	L	L	↑	Х	L	L	input	H**
An to Bh latch and read	h	-	н	L	L	↑	Х	L	L	input	L
Bn outputs latched and read (preconditioned latch)	х	_	н	L	Х	н	х	L	L	х	latched data
	I	—	Н	L	L	↑	Х	Х	Н	input	H**
An to Bn register	h	—	Н	L	L	↑	Х	Х	Н	input	L
Bn to An thru mode	—	L	Disa	able	Н	Х	Х	Н	L	Н	input
Bh to An thru mode	—	Н	Disa	able	н	Х	Х	Н	L	L	input
	—	L	Disable		н	Х	L	L	L	Н	input
De to An transportant lateb	—	Н	Disable		н	Х	L	L	L	L	input
Bn to An transparent latch	—	L	Disa	able	н	Х	L	Н	н	Н	input
	—	Н	Disa	able	Н	Х	L	Н	Н	L	input
	—	I	Disa	able	н	Х	↑	L	L	н	input
Bn to An latch and read	—	h	Disa	able	Н	Х	↑ (	L	L	L	input
Bit to An laten and read	—	I	Disa	able	Н	Х	↑ (	Н	Н	Н	input
	—	h	Disa	able	н	Х	↑	Н	н	L	input
An outputs latched and read	-	Х	x	Х	Н	х	н	L	L	latched data	Х
(preconditioned latch)	_	Х	х	х	Н	х	н	н	н	latched data	Х
		I	Disa	able	Н	Х	↑	L	н	Н	input
Bn to An register	—	h	Disa	able	Н	Х	Ŷ	L	н	L	input
Disable Bn outputs	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	H**
	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	H**
Disable An outputs	Х	Х	Х	Х	L	Х	Х	Х	Х	Z	Х

### FUNCTION SELECT TABLE

MODE SELECTED	SEL0	SEL1
Thru mode	Н	L
Register mode (An to Bn)	Х	Н
Latch mode (An to Bn)	L	L
Register mode (Bn to An)	L	Н
Latch mode (Prite An)	L	L
Latch mode (Bn to An)	Н	Н

NOTES:

H = High voltage level

L = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High LCXX transition

h = High voltage level one set-up time prior to the Low-to-High LCXX transition

X = Don't care

Z = High-impedance (OFF) state

— = Input not externally driven

 $\uparrow$  = Low-to-High transition

H\*\* = Goes to level of pull-up voltage

Bn\* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

Disable = OEB0 is Low or OEB1 is High.

## LOGIC DIAGRAM



FBL22031

### **ABSOLUTE MAXIMUM RATINGS**

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMET	RATING	UNIT	
V <sub>CC</sub>	Supply voltage		-0.5 to +4.6	V
M	lanut voltogo	AI0 – AI6, OEB0, OEBn, OEAn	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	<u>B0</u> – <u>B8</u>	-0.5 to +3.5	V
I <sub>IN</sub>	Input current	$V_{IN} < 0$	-50	V
V <sub>OUT</sub>	Voltage applied to output in High output state		-0.5 to +7.0	V
	Current applied to output in	AO0 – AO8	24, -24	mA
IOUT	Low output state/High output state	<u>B0</u> – <u>B8</u>	200	mA
T <sub>STG</sub>	Storage temperature		-65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAM		IMITS 9%; 85°C	UNIT		
				TYP	MAX	]
V <sub>CC</sub>	Supply voltage		3.0	3.3	3.6	V
V	Llich lovel input voltogo	Except B0-B8	2.0			V
V <sub>IH</sub>	High-level input voltage	<u>B0 – B8</u>	1.62	1.55		V
N		Except B0-B8			0.8	V
VIL	Low-level input voltage	<u>B0 – B8</u>			1.47	V
I <sub>IK</sub>	Input clamp current	-			-18	mA
I <sub>ОН</sub>	High-level output current	AO0 – AO8			-12	mA
		AO0 – AO8			+12	mA
IOL	Low-level output current	<u>B0 – B8</u>			100	mA
C <sub>OB</sub>	Output capacitance on B port			6	7	pF
T <sub>amb</sub>	Operating free-air temperature range		0		+70	°C

## LIVE INSERTION SPECIFICATIONS

SYMBOL		DADAMETED		LIMITS		UNIT
STMBOL		PARAMETER	MIN	TYP	MAX	UNIT
V <sub>BIASV</sub>	Bias pin voltage	Voltage difference between the Bias voltage and $V_{CC}$ after the PCB is plugged in.	-	-	0.5	V
	Bias pin (I <sub>BIASV</sub> ) input DC	$V_{CC} = 0 V$ , Bias V = 3.6V		1.2		mA
BIASV	current	V <sub>CC</sub> = 3.3V, Bias V = 3.6V			10	μA
VBn	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0V$ , Bias V = 3.3V	1.62		2.1	V
I <sub>LM</sub>	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$ , Bias V = 1.3 to 2.5V			1	μΑ
I <sub>HM</sub>	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$ , Bias V = 3 to 3.6V	-1			μA
I <sub>Bn</sub> PEAK	Peak bus current during insertion	$ \begin{array}{l} V_{CC} = 0 \text{ to } 3.3 \text{V}, \overline{B0} - \overline{B8} = 0 \text{ to } 2.0 \text{V}, \\ \text{Bias V} = 2.7 \text{ to } 3.6 \text{V}, \text{OEB0} = 0.8 \text{V}, t_{r} = 2 \text{ns} \end{array} $			10	mA
	Dower up ourrent	V <sub>CC</sub> = 0 to 3.3V, OEB0 = 0.8V			100	
I <sub>OL</sub> OFF	Power up current	$V_{CC} = 0$ to 1.2V, OEB0 = 0 to 5V			100	μA
t <sub>GR</sub>	Input glitch rejection	$V_{CC} = 3.3V$	1.0	1.35		ns

## FBL22031

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

SYMBOL	PARAMETER		TEST CONDITIONS	L	IMITS		
SYMBOL	PARAME	IER	TEST CONDITIONS <sup>1</sup>	MIN	TYP2     MAX       TYP2     MAX       100     100       100     300       2     -       10     300       2     -       100     300       2     -       100     300       2     -       100     0.4       0.4     0.8       10     1.20       -0.85     -1.2       ±1.0     10       10     1       10     10       10     10       10     -5       100     5       100     5       118     32       22     37       11     16       11     16		
I <sub>OH</sub>	High level output current	<u>B0</u> – <u>B8</u>	$V_{CC} = MAX, V_{IL} = MAX, V_{OH} = 1.9V$			100	μA
	Devues off evidencial evidencial		$V_{CC} = 0V, V_{IL} = MAX, V_{OH} = 1.9V$			100	μΑ
IOFF	Power-off output current	<u>B0</u> – <u>B8</u>	$V_{CC} = 0V, V_{IL} = MAX, V_{OH} = 1.9V @ 85^{\circ}C$			300	μΑ
			$V_{CC}$ = MIN to MAX, $I_{OH}$ = -100 $\mu$ A	V <sub>CC</sub> -0.2			V
V <sub>OH</sub>	High-level output voltage	AO0 – AO8 <sup>3</sup>	$V_{CC} = MIN; I_{OH} = -4mA$	2.4			V
			$V_{CC} = MIN; I_{OH} = -12mA$	2.0			V
		AO0 – AO8 <sup>3</sup>	$V_{CC} = MIN; I_{OL} = 4mA$			0.4	V
V <sub>OL</sub>	Low-level output voltage	A00 A00	$V_{CC} = MIN; I_{OL} = 12mA$			0.8	V
VOL		<u>B0</u> – <u>B8</u>	$V_{CC} = MIN, I_{OL} = 4mA$	MINTYP2MAXIIII100IIII100IIII100IIII100IIII100II	V		
		80 80	$V_{CC} = MIN, I_{OL} = 100mA$	0.75	1.0	1.20	V
V <sub>IK</sub>	Input clamp voltage	-	$V_{CC} = MIN$ , $I_I = I_{IK} = -18mA$		-0.85	-1.2	V
		Control pins	$V_{CC}$ = 3.6V; $V_{I}$ = $V_{CC}$ or 100mV			±1.0	μΑ
ł,	Input leakage current	Control/AI0 – AI8	$V_{CC} = 0V \text{ or } 3.6V; V_1 = 5.5V$			10	μΑ
"	input leakage current	AI0 – AI8	$V_{CC} = 3.6V; V_I = V_{CC}$			1	μΑ
		Note 4	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 100mV			-5	μΑ
			$V_{CC} = MAX, V_I = 1.9V$			100	μΑ
I <sub>IH</sub>	High-level input current	<u>B0</u> – <u>B8</u>	$V_{CC} = MAX$ , $V_I = 3.5V$ , note 5	100			mA
			$V_{CC} = MAX, V_{I} = 3.75V, note 5 @ -40°C$	100			mA
t <sub>IL</sub>	Low-level input current	$\overline{B0} - \overline{B8}$	$V_{CC} = MAX, V_I = 0.75V$			-100	μΑ
I <sub>OZH</sub>	Off-state output current	AO0 – AO8	$V_{CC} = MAX, V_O = 3V$			5	μΑ
I <sub>OZL</sub>	Off-state output current	AO0 – AO8	$V_{CC} = MAX, V_O = 0.5V$			-5	μΑ
		I <sub>CCH</sub> B to A	$V_{CC}$ = MAX, outputs High		18	32	mA
		I <sub>CCL</sub> B to A	$V_{CC} = MAX$ , outputs Low		22	37	mA
I <sub>CC</sub>	Supply current (total)	I <sub>CCH</sub> A to B	$V_{CC} = MAX$ , outputs High		11	16	mA
		I <sub>CCL</sub> A to B	V <sub>CC</sub> = MAX, outputs Low		11	16	mA
		I <sub>CCZ</sub>	V <sub>CC</sub> = MAX		18	32	mA

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.

2. All typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ .

3. Due to test equipment limitations, actual test conditions are  $V_{IH}$  = 1.8V and  $V_{IL}$  = 1.3V for the B side.

 Unused pins are at V<sub>CC</sub> or GND.
For B port input voltage between 3 and 5 volt; I<sub>IH</sub> will be greater than 100mA but the part will continue to function normally (clamping circuit) is active).

## FBL22031

## **AC ELECTRICAL CHARACTERISTICS**

				B TO	A SPECI	FICATIONS		
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb} = +25^{\circ}C,$ V <sub>CC</sub> = 3.3V,			$T_{amb} = -40$ $V_{CC} = 3$ .		
			MIN	TYP	MAX	MIN	MAX	1
f <sub>MAX</sub>	Maximum clock frequency	Waveform 4	120	150				MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru mode) Bn to An	Waveform 1, 2	2.3 2.6	5.4 5.6	8.9 9.1	1.7 2.1	10.1 10.3	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) Bn to An	Waveform 1, 2	3.2 3.5	6.5 6.3	10.1 9.3	2.4 2.9	11.6 10.3	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCBA to An (latch)	Waveform 1, 2	6.8 5.5	10.4 9.8	14.4 14.7	5.1 4.3	16.9 16.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCBA to An (register)	Waveform 1, 2	2.1 2.3	4.9 5.2	8.4 8.3	1.2 1.8	9.7 9.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to An (inverting)	Waveform 1, 2	2.7 2.5	6.5 6.3	10.7 10.5	1.8 2.0	12.8 11.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to An (non-inverting)	Waveform 1, 2	2.4 2.6	6.6 6.2	11.3 10.2	1.8 2.1	13.0 11.6	ns
t <sub>PZH</sub> t <sub>PHZ</sub>	Output enable time from High or Low OEA to An	Waveform 5, 6	2.6 3.4	5.8 5.4	9.3 7.5	1.9 2.9	10.7 9.0	ns
t <sub>PZL</sub> t <sub>PLZ</sub>	Output disable time to High or Low OEA to An	Waveform 5, 6	2.1 1.2	5.4 3.1	9.1 5.4	1.6 1.0	10.1 6.0	ns
t <sub>TLH</sub> t <sub>THL</sub>	Output transition time, An Port 10% to 90%, 90% to 10%	Test Circuit and Waveforms				0.7 0.5	3.0 2.0	ns
t <sub>SK</sub> (o)	Output to output skew for multiple channels <sup>1</sup>	Waveform 3		0.5	1.0		1.5	ns
t <sub>SK</sub> (p)	Pulse skew <sup>2</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>   <sub>MAX</sub>	Waveform 2		0.5	1.0		1.5	ns

NOTES:

|t<sub>PN</sub>actual - t<sub>PM</sub>actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. 1. The Natural – to Match and the entrement of the output path compared to any other data input to output path where N and M are entrement of The. Skew times are valid only under same test conditions (temperature, V<sub>CC</sub>, loading, etc.). t<sub>SK</sub> (0) compares t<sub>PLH</sub> on a given path to t<sub>PLH</sub> on any other path.
t<sub>SK</sub>(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

## FBL22031

## **AC ELECTRICAL CHARACTERISTICS**

			A	TO B 9	ΩLOAD	SPECIFICAT	IONS	
SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> = +25°C, V <sub>CC</sub> = 3.3V,			$T_{amb} = -40$ $V_{CC} = 3.$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru latch) An to Bn	Waveform 1, 2	1.2 1.2	3.5 3.1	8.1 6.5	1.0 1.0	9.1 6.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) An to Bn	Waveform 1, 2	1.2 1.3	3.8 4.0	8.6 7.7	1.0 1.0	9.5 8.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn (latch)	Waveform 1, 2	7.2 7.2	12.0 11.1	17.4 15.5	5.3 5.6	20.5 17.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn (register)	Waveform 1, 2	1.2 1.4	4.4 4.3	8.8 7.5	1.0 1.0	10.2 8.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to Bn (inverting)	Waveform 1, 2	1.2 1.6	5.1 4.6	9.8 8.1	1.0 1.1	11.4 9.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to Bn (non-inverting)	Waveform 1, 2	1.9 1.9	5.6 4.7	9.9 7.9	1.0 1.3	11.2 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEBn to Bn	Waveform 1, 2	1.2 1.2	4.0 3.7	8.4 6.7	1.0 1.0	9.8 8.0	ns
t <sub>TLH</sub> t <sub>THL</sub>	Output transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms				1.2 0.4	3.0 1.5	ns
t <sub>SK</sub> (o)	Output to output skew for multiple channels <sup>1</sup>	Waveform 3		0.4	1.0		2.0	ns
t <sub>SK</sub> (p)	Pulse skew <sup>2</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>   <sub>MAX</sub>	Waveform 2		0.3	1.0		1.5	ns

NOTES:

It<sub>PN</sub>actual – t<sub>PM</sub>actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V<sub>CC</sub>, loading, etc.). t<sub>SK</sub> (0) compares t<sub>PLH</sub> on a given path to t<sub>PLH</sub> on any other path or compares t<sub>PHL</sub> on a given path to t<sub>PHL</sub> on any other path.
t<sub>SK</sub>(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

## FBL22031

## **AC ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CONDITION	A TO B 16.5 $\Omega$ LOAD SPECIFICATIONS					
SYMBOL			T <sub>amb</sub> = +25°C, V <sub>CC</sub> = 3.3V,			T <sub>amb</sub> = −40 to +85°C, V <sub>CC</sub> = 3.3V±10%,		
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru latch) An to Bn	Waveform 1, 2	1.2 1.3	4.1 3.5	7.4 5.9	1.0 1.1	8.7 6.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) An to Bn	Waveform 1, 2	1.2 1.6	4.3 4.3	8.0 7.3	1.0 1.2	9.3 8.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn (latch)	Waveform 1, 2	6.6 6.7	11.8 10.9	17.6 15.7	4.8 5.2	20.6 18.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn (register)	Waveform 1, 2	1.2 1.2	4.3 4.1	8.8 7.6	1.0 1.0	10.1 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to Bn (inverting)	Waveform 1, 2	1.3 1.7	5.3 4.9	9.7 8.6	1.0 1.3	11.2 9.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SEL0 or SEL1 to Bn (non-inverting)	Waveform 1, 2	1.8 1.8	5.6 4.7	9.8 7.9	1.0 1.1	11.3 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEBn to Bn	Waveform 1, 2	1.3 1.7	4.4 4.0	8.1 6.7	1.0 1.0	9.4 7.8	ns
t <sub>TLH</sub> t <sub>THL</sub>	Output transition time, $\overline{Bn}$ Port (1.3V to 1.8V)	Test Circuit and Waveforms				1.2 0.4	3.0 1.5	ns
t <sub>SK</sub> (o)	Output to output skew for multiple channels <sup>1</sup>	Waveform 3		0.4	1.0		2.0	ns
t <sub>SK</sub> (p)	Pulse skew <sup>2</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>   <sub>MAX</sub>	Waveform 2		0.3	1.0		1.5	ns

#### NOTES:

It<sub>PN</sub>actual – t<sub>PM</sub>actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V<sub>CC</sub>, loading, etc.). t<sub>SK</sub> (0) compares t<sub>PLH</sub> on a given path to t<sub>PLH</sub> on any other path or compares t<sub>PHL</sub> on a given path to t<sub>PHL</sub> on any other path.
t<sub>SK</sub>(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

## FBL22031

### AC SETUP REQUIREMENTS (Commercial)

			LIMITS				
SYMBOL	PARAMETER	TEST	T <sub>amb</sub> = +25°C	C, V <sub>CC</sub> = 3.3V,	T <sub>amb</sub> = −40 to +85°C, V <sub>CC</sub> = 3.3V±10%,		
STMBOL	FARAMETER	CONDITION	C <sub>L</sub> = R <sub>L</sub> =	$C_L$ = 50pF (A side) / $C_D$ = 30pF (B side) $R_L$ = 500 $\Omega$ (A side) / $R_U$ = 16.5 $\Omega$ (B side)			
			MIN	ТҮР	MIN		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time An to LCAB	Waveform 4	1.3 1.3		1.5 1.5	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time An to LCAB	Waveform 4	1.0 1.0		1.0 1.0	ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time Bn to LCBA	Waveform 4	5.0 4.0		6.0 4.5	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time Bn to LCBA	Waveform 4	0.0 0.0		0.0 0.0	ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse width, High or Low LCAB or LCBA	Waveform 4	3.0 3.0		3.0 3.0	ns	

## AC WAVEFORMS



## FBL22031

# 9-bit BTL 3.3V latched/registered/pass-thru Futurebus+ transceiver with $30\Omega$ termination

### **TEST CIRCUIT AND WAVEFORMS**



FBL22031



FBL22031

NOTES

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 04-00

Document order number:

9397 750 07091

Let's make things better.



