Am2906

Quad Two-Input OC Bus Transceiver with Parity

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver output can sink 100mA at 0.8V max.
- Two-port input to D-type register on driver.
- Internal 4-bit odd parity checker/generator.
- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA.

GENERAL DESCRIPTION

The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four opencollector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the Ai data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in Dtype latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus

The Am2906 features a built-in four-bit odd parity checker/ generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the highimpedance state, the BUS parity is checked.

BLOCK DIAGRAM SELECT O ALE RECEIVER BD001870

05398A


Refer to Page 13-1 for Essential Information on Military Devices

5-73



CONNECTION DIAGRAM Top View







Note: Pin 1 is marked for orientation

LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT




Device type OC Bus Transceiver



DIE SIZE 0.080" x 0.130"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations							
Am2906	PC DC, DCB, DM, DMB FM, FMB XC, XM						

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

05398A

5-74

Refer to Page 13-1 for Essential Information on Military Devices

	PIN DESCRIPTION								
Pin No.	Name	1/0	Description						
4, 8 16, 20	A ₀ , A ₁ , A ₂ , A ₃	1	The "A" word data input into the two input multiplexer of the driver register.						
3, 9 15, 21	B ₀ , B ₁ , B ₂ , B ₃	1	The "B" word data input into the two input multiplexers of the driver register.						
13	S		Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.						
23	DRCP	1 -	Driver Clock Pulse. Clock pulse for the driver register.						
11	BE		Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.						
5 7 17, 19	BUS ₀ , BUS ₁ BUS ₂ , BUS ₃	0	The four driver outputs and receiver inputs (data is inverted).						
2, 10 14, 22	R ₀ , R ₁ , R ₂ , R ₃	0	The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.						
1	FLE	0	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.						
			the state of the s						

FUNCTION TABLE

Odd parity output. Generates parity with the driver enabled, checks parity with the driver in high-impedance state.

		1	NPUTS			INTER		BUS	OUTPUTS		OUTPUTS		
s	A	Bi	DRCP	BÉ	RLE	Di	Qi	BUS	Ri	ODD	FUNCTION		
Х	X	х	х	н	X	Х	Х	Z	Х	PQ	Driver output disable		
X	х	Х	Х	L	×	Х	х	×	Х	PD	Driver output enable		
X	X	X	X	H	L L	X	L H	L	H	H	Driver output disable and receive data via Bus input		
X	X	x	Х	×	н	Х	NC	Х	NC	Х	Latch received data		
L H H	L H X	X X L	† † † † † † † † † † † † † † † † † † † †	X X X	X X X	HLH	X X X	X X X	X X X	X X X	Load driver register		
X	X	X	L H	X	X	NC NC	X	X	×	X	No driver clock restrictions		
X	X	X	X	L L	X	L H	X X	H	X	H	Drive Bus		

H = HIGHL = LOW Z = HIGH Impedance

12

ODD

X = Don't care

i = 0, 1, 2, 3

NC = No change PD = Parity of D flip flops

t = LOW to HIGH transition PQ = Parity of Q latches

PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
ī	ODD = 10 ⊕ 11 ⊕ 12 ⊕ 13
н	ODD = Q ₀ ⊕ Q ₁ ⊕ Q ₂ ⊕ Q ₃
	- Solocted input A: or B:

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature	0°C to +70°C +4.75V to +5.25V
Supply Voltage	-55°C to +125°C +4.5V to +5.5V se limits over which the function- nteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Description Test Conditions (Note 2)				Typ (Note 1)	Max	Units
		V _{CC} = MIN	MIL	I _{OH} = -1.0mA	2.4	3.4		
	Receiver Output HIGH Voltage	V _{IN} = V _{IL} or V _{IH}	COM'L	I _{OH} = -2.6mA	2.4	3.4		Volts
Voh	5 : 6 : 4	Voc - MIN Jours	= _660A	MIL	2.5	3.4		VOILS
	Parity Output HIGH Voltage	$V_{CC} = MIN$, $i_{OH} = -660 \mu A$ $V_{IN} = V_{IH}$ or V_{IL}		COM'L	2.7	3.4		
	Ť T		loi	≖ 4mA		0.27	0.4	
	Output LOW voltage	V _{CC} = MIN	lo	= 8mA		0.32	0.45	Volts
VOL	(Except Bus)	VIN = VIL or VIH		= 12mA		0.37	0.5	
V _{IH}	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts
	Input LOW Level	Guaranteed input lo	ngical LOW MIL				0.7	Volts
VIL	(Except Bus)	for all inputs		COM'L			0.8	70113
VI	Input Clamp Voltage (Except Bus)	V _{CC} = MIN, I _{IN} = -18mA					-1.2	Volts
hù	Input LOW Current (Except Bus)	V _{CC} = MAX, V _{IN}	V _{CC} = MAX, V _{IN} = 0.4V				-0.36	mA
Чн	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN}	V _{CC} = MAX, V _{IN} = 2.7V				20	μΑ
l _l	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 5.5V					100	μΑ
Isc	Output Short Circuit Current (Except Bus) (Note 3)	V _{CC} = MAX	V _{CC} = MAX				-65	mA
lcc	Power Supply Current	V _{CC} = MAX, All	inputs = G	ND	l	72	105	mA

Notes:


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range


Parameters	Description	Te	st Conditions (Note	Min	Typ (Note 1)	Max	Units	
			IOL = 40mA			0.32	0.5	
VOL	Bus Output LOW Voltage		I _{OL} = 70mA				0.7	Voits
10L		I _{OL} = 100mA			0.55	0.8	<u> </u>	
I _O Bus Leakage C			V _O = 0.4V				- 50	
	B . I salvana Current	V _{CC} = MAX		MIL			200	μA
	Bus Leakage Culterit		V _O = 4.5V	COM'L			100	
OFF	Bus Leakage Current (Power OFF)	V _O = 4.5V	V _O = 4.5V				100	μА
				MIL	2.4	2.0		Ī
V _{TH}	Receiver Input HIGH Threshold	Bus Enable = 2.4V COM'L		2.3	2.0		Volts	
		Bus enable = 2.4V MIL COM'L		MIL		2.0	1.5]
VTL	Receiver Input LOW Threshold				2.0	1.6	Volts	

TYPICAL PERFORMANCE CURVES


Bus Output Low Voltage Versus Ambient Temperature



Receiver Threshold Variation Versus Ambient Temperature



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

05398A


5-78

Refer to Page 13-1 for Essential Information on Military Devices

			CC	MMERCI	AL				
				Am2906		Am2906			
Parameters .	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
†PHL	Driver Clock (DRCP) to Bus			21	36 36		21	40	ns
t _{PLH}	A F II (FE) to BUC	C_L (BUS) = 50 pF R_L (BUS) = 50 Ω		13	23		13	26	ns
tPLH	Bus Enable (BE) to BUS			13	23	25	13	26	
t _s	Data Inputs (A or B)		7.0			8.0			ns
ts	Select Inputs (S)		7.0		<u> </u>	33 8.0			ns
t _h	Clock Pulse Width (HIGH)		25			28			ns
t _{PLH}	Bus to Receiver Output			18	34	-	18	37	ns
t _{PLH}	(Latch Enabled)	-		21	34		21	37	ns
tPHL	Latch Enable to Receiver Output	$C_L = 15 pF$ $R_L = 2.0 k\Omega$		21	34	21	21	37	ļ
ts	Bus to Latch Enable (RLE)	NL - 2.0 K32	18 5.0	 	-	7.0	 		กร
th	A or B Data to Odd Parity Output			21	36		21	40	ns
tpHL	(Driver Enabled)			21	36	-	21	40	
t _{PLH}	Bus to Odd Parity Output (Driver Inhibited, Latch Enabled)		<u> </u>	21	36	\vdash	21	40	ns
tPHL tplH	Latch Enable (RLE) to	\dashv		21	36		21	40	ns
t _{PHL}	Odd Parity Output			21	36		21	40	

Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MiN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


SWITCHING TEST CIRCUIT



05398A

Refer to Page 13-1 for Essential Information on Military Devices

SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.