MICROPOWER DC VOLTAGE DETECTOR

GENERAL DESCRIPTION

The PCF1251 is a CMOS micropower DC voltage detector and it is especially designed for power-on/off voltage detection monitoring and reset. The IC has an extremely low current consumption and is therefore particularly suited for battery operated applications. The internal bandgap reference voltage is stable with temperature variations. The voltage trip-point and the hysteresis can be set independently with external resistors. Two of the four outputs can be delayed with an external capacitor.

Features

- Extremely low current consumption
- Built-in bandgap voltage reference
- Wide range of voltage trip-points
- Two pairs of outputs; one pair with delay possibility
- 8-lead DIL or SO8 mini-pack (plastic packages).

QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range with respect to V _{SS}	V _{DD}	1	_	6	٧
Supply current	IDD	_	1	_	μΑ
Output currents at V _{DD} = 1 V	10	_	2	_	mA
Bandgap voltage reference at 25 °C	V _{REF}	1,05	1,15	1,25	٧




Fig. 1 Block diagram.

PACKAGE OUTLINES

PCF1251P: 8-lead DIL; plastic (SOT97).

PCF1251T: 8-lead mini-pack; plastic (SO8; SOT96A).

May 1988

1009




Fig. 2 Pinning diagram.

PINNING

 Λ^{DD}

1	POWF	power-fail output
2	POWF	power-fail output (inverted)
3	v_{SS}	negative supply voltage
4	REGND	reset ground
5	RESET	reset output (inverted; delayed)
6	RESET	reset output (delayed)
7	СТ	capacitor for additional delay

positive supply voltage

FUNCTIONAL DESCRIPTION

The PCF1251 consists of a bandgap voltage reference, a comparator and delay circuitry (see Fig. 1). The supply voltage of the circuit (V_{DD} with respect to V_{SS}) is compared with an internal bandgap voltage reference by means of a special comparator. This comparator is connected to the circuit supply voltage. As long as the supply voltage is above the reference voltage level, the four open-drain outputs are all switched off and an extended drain-source voltage of up to 6 V is allowed. When the supply voltage is reduced and reaches the reference voltage level (V_{REF}), the power-fail outputs are switched on (p-channel for POWF and n-channel for \overline{POWF} outputs). After a delay, determined by an external capacitor between pins CT and V_{DD} , the outputs RESET and \overline{RESET} are switched on. The same delay will be active when the supply voltage is increased again and exceeds the internal voltage reference, resulting in switching off the outputs.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage with respect to VSS	V_{DD}	-	8	V
Output voltage at pin 2 V _{DD} with respect to V ₂	V ₂	_	8	v
Output voltage at pin 5 (pin 4 at V_{SS}) V_{DD} with respect to V_5	V ₅	_	8	v
Output voltage at pin 1 V_1 with respect to V_{SS}	V ₁	_	8	v
Output voltage at pin 6 V_6 with respect to V_{SS}	V ₆	_	8	v
Voltage at pin 7 (CT)	V ₇	-0,5	V _{DD} + 0,5	V
Current at pin 7 (CT)	17	_	20	mA
Output currents at pins 1, 2, 5 and 6	lol.	_	25	mA
Total power dissipation	P _{tot}	_	150	mW
Operating ambient temperature range	T _{amb}	-40	+85	oC
Storage temperature range	T _{stg}	-55	+125	°C

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

1010 May 1988

CHARACTERISTICS

 V_{DD} = 1 to 6 V; V_{SS} = 0 V; T_{amb} = -40 to + 85 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Operating supply voltage	V _{DD}	1	_	6	V
Operating supply current VDD = 6 V; all outputs open	IDD	_	1	3	μΑ
Bandgap voltage reference; T _{amb} = 25 °C	V _{REF}	1,05	1,15	1,25	. V
V _{REF} temperature coefficient	ΔV _{REF} /ΔΤ	_	-0,4	-	mV/K
Output current at pins 2 and 5 $T_{amb} = 25 {}^{o}C; V_{DD} < V_{REF};$ $V_{O} = 0.4 V$ with respect to V_{SS}	IO	1	2	_	mA
Output current at pins 1 and 6 $T_{amb} = 25$ °C; $V_{DD} < V_{REF}$;					
$-V_0 = 0.4 V$ with respect to V_{DD}	-lo	1	2	_	mA

 For correct switching of the outputs the slew rate of the supply voltage should be less than 1 V/ms.




Fig. 3 Test circuit for timing measurements.




Fig. 4 Timing diagram for slow supply voltage changes.

May 1988

1011

- (1) at $T_{amb} = 25 \, {}^{\circ}C$
- a) $C_T < 0.1 \text{ nF}$: $10 \mu \text{s} < t_{RESET} < 750 \mu \text{s}$

b) $C_T \ge 0.1 \text{ nF: } t_{RESET} =$ $\left[0.1 + 3.2 \text{ ms } \times C_T \left(\frac{nF}{nF} \right) \right]_{-50\%}^{+75\%}$




Fig. 5 Timing diagram for fast supply voltage switching on (non-repetitive).

= undefined (typ. 7 μ s)

APPLICATION INFORMATION

- (1) The value of capacitor C is chosen to limit the slew rate of the supply voltage to less than 1 V/ms (e.g. the hysteresis voltage step on resistor R3).
- (2) CT (pin 7) is a high-impedance connection for the capacitor CT. This capacitor adds to the reset delay time provided by an internal current source (120 nA) and capacitor. Care must be taken to avoid external leakage current at this pin but the pin should not be left open circuit as stray capacitances to Vss can then disturb the delay function.





Fig. 6 Application circuit diagram.



1012 May 1988