

Programmable Peripheral ZPSD5XX Family Field-Programmable Microcontroller Peripherals

- ❑ Complete family of Field Programmable Microcontroller Peripherals enables the user to efficiently implement a highly integrated embedded control system in a short time. The ZPSD5XX family has a variety of functions such as ZPLDs, I/O Ports, Counter/Timers, Interrupt Controller, Power Management, EPROM and SRAM.
- ❑ "No Glue-Logic" user programmable interface to 8 or 16 bit microcontroller multiplexed and non-multiplexed bus. The bus control logic can directly decode control signals generated by 8031, 80196, 80186, 68HC11, 68HC16, 683XX, 16000, Z80, and Z8 architecture. Extended address capability up to 24 bits of address.
- ❑ A range of ZPLD (Zero Power PLD) architectures have up to 30 macrocells, 61 inputs and 140 output product terms. Includes 3 functional ZPLDs which enable the user to efficiently implement a variety of state machines, logic functions, address decoding and control of the internal ZPSD5XX functional blocks.
- □ The ZPLDs use a Zero Power CMOS technology that reduces the device standby current to 5 uA typical. Unused product terms are disabled to reduce operating power.
- □ Up to 40 I/O Ports that can be individually configured by the user as standard MCU I/O ports, PLD I/O, latched address outputs and special function I/O. Two eight bit I/O ports can be configured as Open Drain Outputs.
- □ Four 16 bit Counter/Timers, that have 5 modes of operation and can be controlled by the Peripheral PLD (PPLD) macrocells. Modes of operation are pulse, waveform, time capture, event counting and watch dog timer (or Real Time Clock). The Counter/Timer clock input has a prescaler that can scale the input frequency from 4 to 280.
- □ Eight input priority encoded Interrupt Controller. Four interrupts are generated by the PPLD and are user defined. The other four interrupts are generated by the Counter/Timers Terminal Count flags. Each interrupt input can be individually masked and configured as edge or level sensitive.
- ❑ The ZPSD5XX family contains EPROM densities of 256 Kbit, 512 Kbit and 1 Mbit that can be configured as 8 or 16 bit data width. The EPROM is divided into 4 equal blocks that can be mapped to different address spaces. Access time is 70 ns which includes address latching and Decoder PLD (DPLD) decoding. The EPROM has a low power mode that is controlled by the CMiser-Bit.
- □ The ZPSD5XX family contains a 16Kbit standby SRAM that can be configured as 8 or 16 bit data width. Access time is 70 ns which includes address latching and Decoder PLD (DPLD) decoding. The SRAM can be used as standby storage if standby power is supplied to the Vstby pin. Switching between V_{CC} and Vstby occurs automatically.
- □ Page Logic is connected to the ZPLDs and enables address space expansion of Microcontrollers with limited address space capability. Up to 16 pages are available.

Key Features A security bit prevents reading the ZPSD5XX configuration, ZPLD and EPROM contents. (Cont.) This inhibits copying the device on a programmer. Port A can be used as a buffered microcontroller data bus (Peripheral I/O Mode) of the microcontroller bus. This provides easy access to sub-systems that require more drive on the data bus or accessing a resource that is shared by another MCU or DMA Controller. Low power operation of the ZPSD5XXV versions is achieved by using a Power Management Unit (PMU) that enables automatic standby modes in the EPROM, SRAM, and ZPLDs. It also disables the clock to the ZPLD and Counter/Timer. Also available is an automatic power down mode using the ALE signal. A Sleep mode is also available that consumes only 1 µA standby power consumption (3 volt versions). **ZPSD5XX** standard versions are ideal for general purpose applications. □ ZPSD5XXV versions (3.0 to 5.5 volt operation) are excellent for very low power applications. ZPSD5XXM mask-programmable versions are ideal for code-stable, high-volume low cost applications. Package choices include 68 pin plastic (J) and ceramic (L) chip carriers. □ The ZPSD5XX family is supported with PC based PSDsoft[™] MS-Windows[®] compatible development tools. Offering ABEL[®] as a design entry method, (PSDabel[™]), an efficient Fitter, Address Translator, MagicPro® programmer and a full chip simulator (PSDsilos III[™]) are included. ZPSD Portable and battery powered systems have recently become major embedded control application segments. As a result, the demand for electronic components having extremely Background low power consumption has increased dramatically. Recognizing this need, WSI, Inc. has developed a new ZPSD (Zero Power PSD) technology. ZPSD products virtually eliminate the DC component of power consumption reducing it to standby levels. Eliminating the DC component is the basis for the words "Zero Power" in the ZPSD name. ZPSD products also minimize the AC power component when the chip is changing states. The result is a

programmable microcontroller peripheral family that replaces at least six discrete circuit

functions while drawing much less power than a single EPROM.

Integrated Power Management™ Operation Upon each address or logic input change to the ZPSD, the device powers up from low power standby for a short time. Then the ZPSD consumes only the necessary power to deliver new logic or memory data to its outputs as a response to the input change. After the new outputs are stable, the ZPSD latches them and automatically reverts back to standby mode. The I_{CC} current flowing during standby mode and during DC operation is identical and is only a few microamperes.


The ZPSD automatically reduces its DC current drain to these low levels and does not require controlling by the CSI (Chip Select) input. Disabling the CSI pin unconditionally forces the ZPSD to standby mode independent of other input transitions.

The only significant power consumption in the ZPSD occurs during AC operation.

The ZPSD contains the first architecture to apply zero power techniques to memory circuit blocks as well as logic.

Figure 1 compares ZPSD zero power operation to the operation of a discrete solution. A standard microcontroller (MCU) bus cycle usually starts with an ALE (or AS) pulse and the generation of an address. The ZPSD detects the address transition and powers up for a short time. The ZPSD then latches the outputs of the PAD, EPROM and SRAM to the new values. After finishing these operations, the ZPSD shuts off its internal power, entering standby mode. The time taken for the entire cycle is less than the ZPSD's "access time."

The ZPSD will stay in standby mode if the address does not change between bus cycles (for example, looping on a single address or a Halt operation). In an alternate system implementation using discrete EPROM, SRAM and other discrete components, the system will consume operating power during the entire bus cycle. This is because the chip select inputs on the memory devices are usually active throughout the entire cycle. The AC power consumption of the ZPSD may be calculated using the ALE frequency.




General The ZPSD5XX series of Field Programmable Microcontroller Peripherals represent a major advance in the evolution of Programmable Peripherals. They combine an innovative Description architecture with state of the art technology to provide user programmability (logic, functions, memory), flexibility, high integration, optimum performance, low power. For example, the PSD513B1 can implement a full peripheral subsystem and has the following features: Three ZPLDs with a total of 61 inputs, 140 product terms outputs, 30 macrocells and 24 I/O pins. □ 40 individually programmable I/O pins that are divided into 5 Ports. Given States and State waveform, time capture, event counting and watch dog functions. Eight input priority encoded Interrupt Controller. Four interrupts are generated by the Counter/Timer unit and the other four can be user defined through the PPLD. 4-Bit Page Register □ 1 Mbit Reprogrammable EPROM consists of four 256 Kbit blocks. □ 16 Kbit of standby SRAM that can automatically switch into standby mode. Power management unit with automatic standby and sleep modes. Security mode. Figure 2 is a top level block diagram of the ZPSD5XX. Refer to Table 1 and other sections for details on functionality, DC/AC specification, packages and ordering information. At the core of the ZPSD5XX are dedicated ZPLDs based on the functions they perform: Decoding ZPLD (DPLD)

- General Purpose ZPLD (GPLD)
- Peripheral ZPLD (PPLD)

All ZPLDs receive the same inputs through the ZPLD bus and are differentiated by their output destinations. The Decoder PLD (DPLD) has as its main function to perform address space decoding for the internal I/O Ports, Peripherals, four blocks of EPROM, standby SRAM and peripheral mode of Port A. The address decoding can be based on any address input, control signal (RD, PSEN, etc.) and page logic. Address inputs originate from either the microcontroller interface (ADIO Port) or other I/O Ports for additional decoding. The DPLD also supports special requirements of 8031 architecture based designs that need to store data in the EPROM or execute programs from the SRAM.

The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to implement state machines and logic . The GPLD has up to 61 inputs, 118 product terms, 24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD can also decode the microcontroller address bus and generate chip selects to external peripherals or memories.



us:

Figure 2. ZPSD5XX Block Diagram

General Description (Cont.)

The peripheral PLD (PPLD) generates outputs to the Counter/Timer unit and the Interrupt Controller. The PPLD outputs to the Counter/Timer enable, disable or trigger counting or time capture. This unique capability enables the user to implement in the PPLD the exact conditions for the timer to count or generate an output. The PPLD also generates four outputs to the Interrupt Controller which enables the user to define the exact conditions for interrupt generation.

The ZPLDs are designed to consume minimum power using Zero Power design techniques. A configuration bit (Turbo bit), that can be set by the MCU, will automatically place the ZPLDs into standby if no inputs are changing. Any unused product terms will be turned off during programming and will not consume any power in the system.

The ZPSD5XX has 40 I/O pins that are divided into 5 ports. Each I/O pin can be individually configured to provide many functions. Ports A, B and E have the capability to be configured as standard MCU I/O ports, GPLD I/O, latched address outputs for multiplexed address/data controllers, or special function I/O (e. g., Counter/Timer and Interrupts). Ports C and D are standard I/O ports that can also be configured as ZPLD inputs or data bus for microcontrollers with non-multiplexed bus.

The ZPSD5XX can easily interface with no "glue-logic" to a variety of 8 and 16-bit microcontrollers with a multiplexed or non-multiplexed bus. All of the control signals are connected to the three ZPLDs enabling the user to generate timing and decoding signals for external peripherals. For controllers that do not have a Reset output, the ZPSD5XX can generate a RESET output based on its RESET input that includes hysteresis.

The Counter/Timer unit provides four 16 bit highly flexible Counter/Timers. Each Counter/Timer has five modes of operation: pulse, waveform, event counting, time capture and watchdog (Real Time Clock). Counter 2 can operate as a Watch Dog Timer. Each Counter/Timer can be programmed to count up or down. The inputs to the Counter/Timer unit, which enable/disable counting or triggering an operation, can originate from the PPLD or directly from the pins. The maximum operating frequency of each counter is 7.5 MHz. The input clock can be divided (up to 280) before driving the Counter/Timer unit using the 4 to 280 range prescaler.

The ZPSD5XX includes an 8 level priority encoded Interrupt Controller. The Interrupt Controller accepts 4 user defined interrupts and 4 Terminal Counts from the Counter/Timer. Each interrupt can be individually masked and configured to be level or edge sensitive. A 3 bit interrupt vector is generated that can be read by the microcontroller. The serviced interrupt will be cleared automatically after the microcontroller has read the interrupt vector.

The ZPSD5XX contains EPROM and scratchpad SRAM. The EPROM densities are 256K, 512K bit and 1M bit and are divided into four blocks. Each block can be located in a different address location. The access time of the EPROM includes the address latching and DPLD decoding. The 16 Kbit Standby SRAM may be used as an extension of the microcontroller SRAM and also to store backup information that is necessary after a system power down or power failure. Power to the SRAM is supplied by the Vstby pin. Switching between V_{CC} and Vstby occurs automatically when V_{CC} power is removed.

A four bit Page Register enables microcontrollers with limited address space easy access to the I/O Section, EPROM and SRAM. The Page Register outputs are connected to all ZPLDs and can be used to page external devices as well as the internal ZPSD5XX functional units.

General Description (Cont.)

A Power Management Unit (PMU) in the ZPSD5XX enables the user to control the power consumption on selected functional blocks based on system requirements. For microcontrollers that do not generate a Chip Select input (\overline{CSI}) to the peripheral device, the PMU includes an Automatic Power Down unit (APD) that will turn off the ZPSD5XX (into standby or sleep mode) based on inactivity of the ALE. The polarity of ALE inactivity can be defined by the user. In addition to power down mode, the ZPSD5XX includes a SLEEP mode that will reduce the power consumption.

The ZPSD5XX family is supported by the PSD Development System (PSDsoft, see Figure 3) which runs under MS-Windows on the PC. Design entry is done using PSDabel which creates a minimized logic implementation. PSDabel also provides logic simulation of the ZPLD. The ZPSD5XX desired configuration is entered using a simple Window based menu. The PSD Compiler, which consists of a Fitter and Address Translator, generates an object file from the PSDabel and MCU code files. The object file can be down loaded to a programmer (MagicPro[®], Data I/O or other third party) or to PSDsilos III providing full chip simulation.

The ZPSD5XX standard versions include up to 1 Mb of EPROM, 16 Kbit SRAM, Decode PLD (DPLD), General Purpose PLD (GPLD), Peripheral PLD (PPLD), four 16-bit Counter/Timers, an 8-level maskable Interrupt Controller and five 8-bit I/O Ports. They are ideal for general purpose embedded systems applications.

The ZPSD5XXV low-voltage, low-power versions operate down to 2.7 volts and feature Sleep Mode current of only 1 microamp (typical).


The PSD5XXM mask-programmable versions deliver the lowest cost PSD5XX solution. See the Masked-PSD Ordering Information chapter in this databook for the mask-programmable PSD5XXM ordering procedure.

References in this document to ZPSD5XX versions are generic and also specifically include any "non-V" products (ZPSD5XX and ZPSD5XXM).

References to ZPSD5XXV versions include ZPSD5XXV and ZPSD5XXVM products.

References to ZPSD5XXM versions include ZPSD5XXM and ZPSD5XXVM products.

Figure 3. PSDsoft Development Tools



ZPSD5XX Family

There are 6 unique devices in the ZPSD5XX family. The part classifications are based on EPROM size and data bus width. The features of each part are listed in Table 1.

Table 1.	Part	Bus	DP	LD + GPLD) + PPLD	1/0	Timers	Inter.	WD*	PMU	EPROM	SRAM
ZPSD5XX Product	#	Bit	Inputs	Product Terms	Registered Macrocells	Pins	TIIIIEIS	Contr.		PIVIU	K bit	K bit
Matrix	501B1	x8/x16	61	140	30	40	4 * 16	8	1 * 16	Yes	256	16
	511B1	x8	61	140	30	40	4 * 16	8	1 * 16	Yes	256	16
	502B1	x8/x16	61	140	30	40	4 * 16	8	1 * 16	Yes	512	16
	512B1	x8	61	140	30	40	4 * 16	8	1 * 16	Yes	512	16
	503B1	x8/x16	61	140	30	40	4 * 16	8	1 * 16	Yes	1024	16
	513B1	x8	61	140	30	40	4 * 16	8	1 * 16	Yes	1024	16

us

WD = WatchDog Timer.

PMU = Power Management Unit.

*One of the four 16-Bit Timers.

Table 2. ZPSD5XX Pin Descriptions

The following table describes the pin names and pin functions of the ZPSD5XX. Pins that have multiple names and/or functions are defined by user configuration.

Pin Name	Pin Function	Туре	Function Descriptions
ADIO0 – ADIO15	Address/ data bus	I/O	 Address/data bus, multiplexed bus mode Address bus, non-multiplexed bus mode
RD	Multiple Names 1. Read 2. E 3. DS 4. LDS	I	Multiple functions 1. Read signal 2. E signal (Clock) 3. Data strobe signal 4. Low byte data strobe
WR	Multiple Names 1. WR 2. R/W 3. WRL	Ι	Multiple functions 1. Write signal 2. Read-write signal 3. Low byte write signal
CSI	Chip Select Input	I	Active low, select ZPSD5XX. standby mode if high.
RESET	Reset Input	I	Reset I/O ports, ZPLD/macrocells, Timers and Configuration Registers. Active low.
CLKIN	Input clock	Ι	Clock input to Timers, ZPLD macrocells, ZPLD array, and APD counter; connect to ground if clock input not used.
PA0 - PA7	I/O Port A	I/O	 Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PA0-PA7) → (A0-A7) 4. High address inputs (A16 - A23) 5. Timer outputs (PA0 - PA3)
PB0 – PB7	I/O Port B	I/O	 Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PB0–PB7) → (A0–A7) or (A8–A15) 4. Timer outputs (PB0-PB3)
PC0 – PC7	I/O Port C	I/O CMOS or OD	Multiple functions 1. I/O port 2. ZPLD input port 3. Latched address outputs (PC0 - PC7) \rightarrow (A0-A7) 4. Data Port (D0 - D7, non-multiplexed bus)
PD0 – PD7	I/O Port D	I/O CMOS or OD	 Multiple functions 1. I/O port 2. ZPLD input port 3. Latched address outputs (PD0-PD7) → (A0-A7) or (A8-A15) 4. Data Port (D8-D15, non-multiplexed bus)

Table 2. ZPSD5XX Pin Descriptions (Cont.)

Pin Name	Pin Function	Туре	Function Descriptions
PE0	Po <u>rt PE</u> , pin 0 1. <u>BHE</u> 2. <u>PSEN</u> 3. <u>WRH</u> 4. <u>UDS</u> 5. SIZ0 6. PE0 7. PE0 8. PE0	I/O	 Multiple functions 1. High byte enable, 16 bit data 2. Read program memory, 8031 signal write high data byte 4. Upper Data Strobe 5. Byte enable, 68300 signal 6. I/O pin 7. ZPLD I/O pin 8. Latched Address Out – A0
PE1	Port PE, pin 1 1. ALE 2. PE1 3. PE1 4. PE1	I/O	Multiple functions 1. Address strobe 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A1
PE2	Port PE, pin 2 1. Intr Out 2. PE2 3. PE2 4. PE2	I/O	Multiple functions 1. Interrupt Controller Output 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A2
PE3	Port PE, pin 3 1. Timer0-In 2. PE3 3. PE3 4. PE3	I/O	Multiple functions 1. Timer0 control input 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A3
PE4	Port PE, pin 4 1. Timer1-In 2. PE4 3. PE4 4. PE4 5. TC0	I/O	Multiple functions 1. Timer1 control input 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A4 5. Timer0 Terminal Count
PE5	Port PE, pin 5 1. Timer2-In 2. PE5 3. PE5 4. PE5 5. TC1	I/O	Multiple functions 1. Timer2 control input 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A5 5. Timer1 Terminal Count
PE6	Port PE, pin 6 1. Timer3-In 2. PE6 3. PE6 4. PE6 5. TC2	I/O	Multiple functions 1. Timer3 control input 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A6 5. Timer2 Terminal Count
PE7	Port PE, pin 7 1. APD CLK 2. PE7 3. PE7 4. PE7 5. TC3	I/O	Multiple functions 1. Automatic Power Down Clock Input 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A7 5. Timer3 Terminal Count
VSTBY	VSTBY	I	SRAM power pin for standby operation (battery backup)
V _{CC}	V _{CC}	I	Chip V _{CC} power pin
GND	GND	I	Chip ground pin



The ZPSD5XX Architecture

ZPSD5XX consists of seven major functional blocks:

- ZPLD Block
- □ Bus Interface
- □ I/0 Ports
- Memory Block
- Dever Management Unit
- Counter/Timer
- □ Interrupt Controller

The functions of each block are described in the following sections. Many of the blocks perform multiple functions, and are user configurable. The chip configurations are specified by the user in the PSDsoft Development Software; some are specified by setting up the appropriate bits in the configuration registers during run time.

ZPLD Block Key Features

□ 3 Embedded ZPLD devices

- □ Maximum 30 macrocells
- □ Combinatorial/registered outputs
- □ Maximum 140 product terms
- □ Programmable output polarity
- □ User configured register clear/preset
- □ User configured register clock input
- 61 Inputs
- □ Accessible via 24 I/O pins
- Power Saving Mode
- UV-Erasable
- Generate user defined interrupts to Interrupt Controller and controls to Counter/Timer

General Description

The ZPLD block has 3 embedded PLD devices:

🗆 DPLD

The Address Decoding PLD, generating select signals to internal I/O or memory blocks.

🗆 GPLD

The General Purpose PLD provides 24 programmable macrocells for general or complex logic implementation; dedicated to user application.


🗆 PPLD

The Peripheral PLD, includes 6 programmable macrocells. The PPLD provides control to the operation of the Counter/Timer and Interrupt Controller.

Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same input bus. The true or complement of the 61 input signals are fed to the programmable AND-ARRAY. Names and source of the input signals are shown in Table 3. The PA, PB, PE signals, depending on user configuration, can either be macrocell feedbacks or inputs from Port A, B or E.



(Cont.)



W

ZPLD Block (Cont.)

Table 3. ZPLD Input Signals

Signal Name	From	
PA0 – PA7	Port A inputs or Macrocell PA feedback	
PB0 – PB7	Port B inputs or Macrocell PB feedback	
PE0 – PE7	Port E inputs or Macrocell PE feedback	
PC0 – PC7	Port C inputs	
PD0 - PD7	Port D inputs	
PGR0 – PGR3	Page Mode Register	
WDOG2PLD	Counter/Timer	
INTR2PLD	Interrupt Controller	
A8 – A15, A0, A1	MCU Address Lines	
RD/E/DS	MCU bus signal	
WR/R_W	MCU bus signal	
CLKIN	Input Clock	
RESET	Reset input	
CSI	CSI input	

(Cont.)

The DPLD

The DPLD is used for internal address decoding generating the following eight chip select signals:

🗅 ESO Ð ES3

EPROM selects, block 0 to block 3

- SRAM block select
 - STAIN DIOCK SEIEC
- CSIOP I/O Decoder chip select
- PSELO D PSEL1

Peripheral I/O mode select signals

The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O ports based on address inputs A[7:0].

As shown in Figure 5, the DPLD consists of a large programmable AND ARRAY. There are a total of 61 inputs and 8 outputs. Each output consists of a single product term. Although the user can generate select signals from any of the inputs, the select signals are typically a function of the address and Page Register inputs. The select signals, which are active High, are defined by the user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines are needed, the user can bring in the lines through Port A to the DPLD.


The GPLD

The structure of the General Purpose PLD consists of a programmable AND ARRAY and 3 sets of I/O Macrocells. The ARRAY has 61 input signals, same as the DPLD. From these inputs, "ANDed" functions are generated as product term inputs to the macrocells. The I/O Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells connected to Port A are named PA Macrocells. The 3 sets of macrocells, PA, PB and PE, are similar in structure and function.

Figure 6 shows the output/input path of a GPLD macrocell to the Port pin with which it is associated. If the Port pin is specified as a GPLD output pin in PSDsoft, the MUX in the I/O Port Cell selects the GPLD macrocell as an output of the Port pin. The output enable signal to the buffer in the I/O cell can be controlled by a product term from the AND ARRAY.

If the Port pin is specified as a ZPLD input pin, the MUX in the GPLD macrocell selects the Port input signal to be one of the 61 signals in the ZPLD Input Bus.





(Cont.)

Port A Macrocell Structure

Figure 5a shows the PA Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port A. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port A:

PA.OE

Enable or tri-state Port A output pins

🖵 PA.PR

Preset D flip flop in the macrocells

D PA.RE

Reset/Clear D flip flop in the macrocells

Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a Port A Macrocell is shown in Figure 7. There are 6 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output

Select output from D flip flop

- Combinatorial Output Select output from OR gate
- GPLD Input Use Port A pin as dedicated input
- GPLD Output Use Port A pin as dedicated output
- GPLD I/O

Use Port A pin as bidirectional pin

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to expand the number of product terms available to another macrocell.


In case of "Buried Feedback", where the output of the macrocell is not connected to a Port A pin, Port A can be configured to perform other user defined I/O functions.

The two global product terms assigned for asynchronous clear (PA.RE) and preset (PA.PR) are mainly for proper Port A Macrocell initialization. The macrocell flip-flop can also be cleared during reset by MACRO-RST, if such an option is chosen. The clock source is always the input clock CLKIN.

▐▋▋▋゙


ZPLD Block (Cont.)

Figure 6. GPLD Macrocell Input/Output Port




(Cont.)

Figure 6a. PA Macrocell Block Diagram



Wf



7-19

(Cont.)

Port B Macrocell Structure

Figure 8 shows the PB Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PB Macrocell is shown in Figure 9. There are 10 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output

Select output from D flip flop.

- Combinatorial Output Select output from OR gate.
- GPLD Input Use Port B pin as dedicated input.
- GPLD Output

Use Port B pin as dedicated output.

GPLD I/O

Use Port B pin as bidirectional pin.

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to a Port B pin, Port B can be configured to perform other user defined I/O functions.

Each D flip flop in the macrocells has its own dedicated asynchronous clear, preset and clock input. The signals are defined as follow:


PRESET

Active only if defined by a product term (PBx.PR)

Two selectable inputs: Reset input or user defined product term (PBx.RE)

CLK


Two selectable inputs – CLKIN input or user defined product term (PBx.CLK). The macrocell is operated in Synchronous Mode if the clock input is CLKIN, and is in Asynchronous Mode if the clock is a product-term clock defined by the user.



7-21

(Cont.)

Figure 9. PB Macrocell



Wf

(Cont.)

Port E Macrocell Structure

Figure 10 shows the PE Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port E. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port E:

PE.OE

Enable or tri-state Port PE output pins

D PE.PR

Preset D flip flop in the macrocells

PE.RE

Reset/Clear D flip flop in the macrocells

Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PE Macrocell is shown in Figure 11. There are 4 product terms from the GPLD's AND ARRAY as input to the macrocell. Users can select the polarity of the output and configure the macrocell to operate as:

Registered Output

Select output from D flip flop

- Combinatorial Output Select output from OR gate
- GPLD Input

Use Port E pin as dedicated input

GPLD Output

Use Port E pin as dedicated output

GPLD I/O

Use Port E pin as bidirectional pin

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to Port E pin, Port E can be configured to perform other user defined I/O functions. If pins PE0 and PE1 are used as bus control signal inputs (ALE, PSEN/BHE), the corresponding macrocells' feedbacks are disabled. The bus control signals are connected to the ZPLD Input Bus.


The two global product terms assigned for asynchronous clear (PE.RE) and preset (PE.PR) are mainly for proper PE Macrocell initialization.

The macrocell flip-flop can also be cleared during reset by MACRO-RST, if such an option is chosen. The clock source is always the input clock CLKIN.



(Cont.)


Figure 10. PE Macrocell Block Diagram



Wf

Figure 11. PE Macrocell

(Cont.)




US


7-25

The PPLD The Peripheral Programmable Logic Device (PPLD) provides a powerful mechanism for the user to control the operations of the Counter/Timer and Interrupt Controller. Figure 12 is the PPLD block diagram. There are six Peripheral Macrocells, four are dedicated to the Counter/Timer, and two to the Interrupt Controller.
The outputs from the four Peripheral Macrocells, MC2TMR[3:0], are used as load/store/enable inputs to the Counter/Timer (multiplexed with pin inputs TIMER[3:0]_IN). The remaining two macrocell outputs (MC2INT[6:7]), together with two other product terms (PT2INT4, PT2INT5), can generate up to 4 user defined interrupts to the Interrupt Controller. The watch-dog output of the Timer (WDOG2PLD) and Interrupt Controller (INTR2PLD) are available as inputs to the ZPLD's AND ARRAY.
The structure of a Peripheral Macrocell is shown in Figure 13. The cell has two product terr inputs from the AND ARRAY. The user can select the registered or combinatorial output of the macrocell, as well as the output polarity. The registers are clocked by the CLKIN clock, and are cleared by the RESET input during power up.
The ZPLD implements a Zero Power Mode, which provides considerable power savings for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the Power Management Mode Register 0 (PMMR0) has to be turned off.
If none of the 61 inputs to the ZPLD are switching for a time period of 70ns, the ZPLD puts itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume normal operation as soon as one or more of the inputs change state.
Two other features of the ZPLD provide additional power savings:
 Clock Disable: Users can disable the clock input to the ZPLD and/or macrocells, thereby reducing AC power consumption.
2. Product Term Disable: Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically for further power savings.
The ZPLD power configuration is described in the Power Management Unit section.

U/[—



ZPSD5XX Family



ZPLD BUS

Wf

Bus Interface

The Bus Interface is very flexible and can be configured to interface to most microcontrollers with no glue logic. Table 4 lists some of the bus types to which the Bus Interface is able to interface.

Multiplexed	Data Bus Width	Bus Control Signals	Microcontroller
Mux	8	WR, RD, PSEN, A0	8031
Mux/ Non-mux	8/16	R/W, E, BHE, A0	6811
Mux	8/16	WR, RD, BHE, A0	80196/80186
Mux	16	WRL, RD, WRH, A0	80196SP
Non-mux	16	R/W, LDS, UDS	68302
Non-mux	8/16	R/W, DS, SIZ0, A0	68340
Non-mux	16	R/W, DS, BHE, BLE	68330

Table 4. Typical Microcontroller Bus Types

Bus Interface Configuration

The Bus Interface Logic is user configurable. The type of bus interface is specified by the user in the PSDsoft software (PSD configuration). The bus control input pins have multi-function capabilities. By choosing the right configuration, the ZPSD5XX is able to interface to most microcontrollers, including the ones listed in Table 4. In Table 5, the names of the bus control input signal pins and their multiple functions are shown. For example, Pin PE0 can be configured by the PSD configuration software to perform any one of the five functions. Examples on the interface between the ZPSD5XX and some typical microcontrollers are shown in following sections.

Table 5. Alternate Pin Functions

Pin Name	Pin Function 1	Pin Function 2	Pin Function 3	Pin Function 4	Pin Function 5
RD	RD	E	DS	LDS	
WR	WR	R/W	WRL		
PE0	BHE	PSEN	WRH	UDS	SIZ0
PE1	ALE				
AD0	A0	BLE			

PSD5XX Interface To a Multiplexed Bus

Figure 14 shows a typical connection to a microcontroller with a multiplexed bus. The ADIO port of the ZPSD5XX is connected directly to the microcontroller address/data bus (AD0-AD15 for 16 bit bus). The ALE input signal latches the address lines internally. In a read bus cycle, data is driven out through the ADIO Port transceivers after the specified access time. The internal ADIO Port connection for a 16 bit multiplexed bus is shown in Figure 15. The ADIO port is in tri-state mode if none of the ZPSD5XX internal devices are selected.



ZPSD5XX Interface To Non-Multiplexed Bus

Figure 16 shows a ZPSD5XX interfacing to a microcontroller with a non-multiplexed address/data bus. The address bus is connected to the ADIO Port, and the data bus is connected to Port C and/or Port D, depending on the bus width. There is no need for the ADIO Port to latch the address internally, but the user is offered the option to do so in the ZPSD5XX PSDsoft Software. The data ports are in tri-state mode when the ZPSD5XX is not accessed by the microcontroller.

Data Byte Enable

Microcontrollers have different data byte orientations with regard to the data bus. The following tables show how the ZPSD5XX handles the byte enable under different bus configurations. Even byte refers to locations with address A0 equal to "0", and odd byte as locations with A0 equal to "1".

Table 6. 8-Bit Data Bus

BHE	AO	D7 Ð D0
Х	0	Even Byte
Х	1	Odd Byte

Table 7. 16-Bit Data Bus With BHE

BHE	A0	D15 Ð D8	D7 Ð D0
0	0	Odd byte	Even byte
0	1	Odd byte	-
1	0	_	Even byte

Table 8. 16-Bit Data Bus With WRH and WRL

WRH	WRL	D15 Ð D8	D7 Ð D0
0	0	Odd byte	Even byte
0	1	Odd byte	-
1	0	_	Even byte

Table 9. 16-Bit Data Bus With SIZO, AO

SIZ0	AO	D15 Ð D8	D7 Ð D0
0	0	Even byte	Odd byte
1	0	Even byte	_
1	1	_	Odd byte

Table 10. 16-Bit Data Bus With UDS, LDS

LDS	UDS (AO)	D15 Ð D8	D7 Ð D0		
0	0	Even byte	Odd byte		
1	0	Even byte	_		
0	1	-	Odd byte		

ulti







Figure 15. ADIO Port, 16-Bit Multiplexed Bus Interface







US

Optional Features

The ZPSD5XX provides two optional features to add flexibility to the Bus Interface:

1. Address In

Port A can be configured as high order address (A16-A23) inputs to the ZPLD for EPROM or other decoding. Inputs are latched by ALE/AS if Multiplexed Bus is selected. Other ports can be configured as address input ports for the ZPLD. These inputs should not be used for EPROM decoding and are not latched internally.

2. Address Out

For multiplexed bus only. Latched address lines A0-A15 are available on Port A, B, C, D, or E.

Details on the optional features are described in the I/O Port section.

Bus Interface Examples


The next four figures show the ZPSD5XX interfacing with some popular microcontrollers. The examples show only the basic bus connections; some of the pin names on the ZPSD5XX parts change to reflect the actual pin functions.

Figure 17 shows an interface to the 80C31. The 80C31 has a 16 bit address bus and an 8-bit data bus. The lower address byte is multiplexed with the data bus. The RD and WR signals are used for accessing the data memory (SRAM) and the PSEN signal is for reading program memory (EPROM). The ALE signal is active high and is used to latch the address internally. Port C provides latched address outputs A[7:0]. Ports A, B, D, and E (PE2-PE7) can be configured to perform other functions. The RSTOUT reset to the 80C31 is generated by the ZPLD from the RESET input. This configuration eliminates any reset race condition between the 80C31 and the ZPSD5XX.

Figure 18 shows the 68HC11 interface, which is similar to the 80C31 except the ZPSD5XX generates internal \overline{RD} and \overline{WR} from the 68HC11's E and $\overline{R/W}$ signals.

In Figure 19, the Intel 80C196 microcontroller is interfaced to the ZPSD5XX. The 80C196 has a multiplexed 16-bit address and data bus. The BHE signal is used for data byte selection. Ports C and D are used as output ports for latched address A[15:0]. Pins PE6 and PE7 can be programmed as ZPLD outputs to provide the READY and BUSWIDTH control signals to the 80C196.

Figure 20 shows Motorola's MC68331 interfacing to the ZPSD5XX. The MC68331 has a 16-bit data bus and a 24-bit address bus. D15-D8 from the MC68331 are connected to Port D, and D7 – D0 are connected to Port C.



us

Bus Interface (Cont.)

Bus Interface

(Cont.)

AD [7:0] 8728888 PC0 PC1 PC3 PC3 PC3 PC3 PC3 PC3 PD0 PD1 PD2 PD3 PD4 PD5 PD5 PA0 PA1 PA3 PA3 PA4 PA5 PA5 PB0 PB1 PB2 PB3 PB4 PB5 PB7 AD [7:0] PSD5XX PE0 PE1 / ALE PE2 PE3 PE4 PE5 PE6 PE7 AD8/A8 AD9/A9 AD10/A10 AD11/A11 AD11/A11 AD12/A12 AD13/A13 AD13/A15 AD0/A0 AD1/A1 AD2/A2 AD2/A2 AD3/A3 AD4/A4 AD5/A5 AD6/A6 AD6/A6 VSTDBY RESET CLKIN R/W CSI ш ი œ 67 \$ 39 33 8 38 41 29 4 33 32 83 -In-AD1 AD1 AD2 AD2 AD2 AD2 AD2 AD7 40 A8 A9 A11 A11 A11 A15 A15 A15 E ALE R/W CLOCK RESET AD0 10 AD1 11 AD2 12 AD3 13 AD4 15 AD5 15 AD5 16 AD7 27 23 33 44 8222223 \$ 33333 റ ო ŝ MODA R/W R/W PB0 PB1 PB2 PB3 PB4 PB5 PB5 PC0 PC1 PC2 PC3 PC3 PC5 PC5 PC6 PD0 PD1 PD2 PD3 PD3 PD5 PA3 PA4 PA5 PA6 PA7 68HC11 reset Irq Xirq MODB PA0 PA1 PA2 VRH VRL PE0 PE1 PE2 PE3 PE3 PE3 PE5 PE5 Ϋ́ 52 51 33 33 ∞ ト 5 19 18 2 CLOCK RESET

us

D [15:0]		17	16	15	<u>3</u>	12	÷	0		ő	60 50	58	57	56	55	54 53	3				27	26	52 54	53	22	20		50 49	6 89	47 46	45	43	
Y			2 2 2 2	PC2	PC3	P C 4	PC6	PC7			PD0	P 01			PD5	PD6	PD7				DAD	PA1	PA2	PA3	PA4	PA6	PAL	PB0	PB1	PB3	PB4 PB5	PB6 PB7	
D [15 : 0]	PSD5XX		AD0/A0 AD1/A1	AD2/A2	AD3/A3	AD4/A4 AD5/A5	AD6/A6	AD7/A7		AD9/A9	AD10/A10	AD11/A11	AD12/A12		AD15/A15			RD	WR		RESE I	CSI		CLKIN	PE0/BHF		PE2	PE4	PE5	PE7		VSTDBY	
		AD0 9		AD2 7	AD4 5		AD6 3				AD10 66 AD11 65				AD15 61		41		290	40 0		39		Ļ	- 38	37 ~ 36	34	33	31	30	28		יי
L		60		28 57		55				51		48	I			5		6 4 7		65			58			48 47						BUSWIDTH	READY
			P3.0/AD0 P3.1/AD1	P3 . 2/AD2	P3.3/AD3	P3 . 4/AD4 P3 . 5/AD5	P3.6/AD6	P3 . 7/AD7	P4 0/4D8	P4.1/AD	P4.2/AD10	P4.3/AD11	P4.4/AD12	P4 6/AD13	P4 . 7/AD15		RD	WR	ALE	INST	CLKOUI	N P1.0	. 4	P1 .2	5. T 4. T	25		0. OSH	1: OSH	HSO 3			
	0C196	- X1				- READY	CDE	BUSWIDTH		-	-	_	-	ACH4/FU.4	_	PCS7/P0.7			P2.2/EXINT		- P2.4/12KS1	_		0			-	VREF					
	80	7			ę	43	4	16,		9 I	<u>م</u>	. 4	5	10	œ	6 		17	15	44	39	33	8	24	25	26		3	12		-lı		
								E STORE	KESEL																								

Bus Interface (Cont.)

Bus Interface (Cont.)

Figure 20. Interfacing ZPSD5XX With Motorola 68331

D [15:0]		
0]		
D [15 : 0] A [18 : 0]	PSD5XX	AD0 (A0 A0 PC1 AD1 (A1 PC1 PC1 AD2 (A2 AD3 (A3 PC1 AD2 (A5 PC3 PC3 AD5 (A5 PC6 PC1 AD5 (A5 PC6 PC1 AD5 (A5 PC6 PC4 AD5 (A5 PC6 PC4 AD1 (A10 PD1 PD1 AD13 (A12 PD3 PD3 AD13 (A13 PD4 PD4 AD13 (A13 PD4 PD4 AD14 (A14 PD4 PD4 AD15 (A15 PD5 PD6 AD14 (A14 PD4 PD4 AD15 (A15 PD4 PD4 PE3 PD4 PD4 PE4 PE4 PA4 PE3 PE4 PB4 PE4 PE4 PB4
	č	A1 <
		A0 A1 A1 A20 A20 A21 A20 A21 A20 A21 A20 A21 A21 A21 A21 A21 A22 A22 A22
	MC68331	D0 11 D2 111 D0 D2 100 D1 D2 100 D1 D3 100 D2 D4 100 D1 D5 100 D2 D6 100 D5 D7 100 D5 D7 100 D5 D1 91 99 D1 91 91 D1 91 91 D1 91 113 D3 113 113
L		

I/O Ports

There are 5 programmable 8-bit I/O ports: Port A, Port B, Port C, Port D and Port E. These ports all have multiple operating modes, depending on the configuration. Some of the basic functions are providing input/output for the ZPLD, the Counter/Timer, or can be used for standard I/O. Each port pin is individually configurable, thus enabling a single 8-bit port to perform multiple functions. The I/O ports occupy 256 bytes of memory space as defined by "CSIOP". Refer to the System Configuration section for I/O register address offset.

To set up the port configuration the user is required to:

- 1. Define I/O port chip select (CSIOP) in the ABEL file.
- 2. Initialize certain port configuration registers in the user's program and/or
- 3. Specify the configuration in the ZPSD5XX PSDsoft Software.
- 4. Unused input pins should be tied to V_{CC} or GND.

The following is a description of the operating modes of the I/O ports. The functions of the port registers are described in later sections.

Standard MCU I/O

The Standard MCU I/O Mode provides additional I/O capability to the microcontroller. In this mode, the ports can perform standard I/O functions such as sensing or controlling various external I/O devices. Operation options of this mode are as follows:

- Configuration
 - 1. Declare pins or signals which are used as I/O in the ABEL file (PSDsoft).
 - 2. Set the bit or bits in the Control Register to "1".
 - 3. As Output Port
 - Write output data to Data Out Register
 - Set Direction Register to output mode
 - 4. As Input Port
 - Set Direction Register to input mode
 - Read input from Data In Register

The port remains an output or input port as long as the Direction Register is not changed.

PLD I/O

The PLD I/O mode enables the port to be configured as an input to the ZPLD, or as an output from the GPLD macrocell. The output can be tri-stated with a control signal defined by a product term from the ZPLD. This mode is configured by the user in the ZPSD5XX PSDsoft Software, and is enabled upon power up. For a detailed description, see the section on the ZPLD.

Configuration

- 1. Declare pins or signals in the ABEL file (PSDsoft)
- 2. Write logic equations in the ABEL file.
- 3. PSDcompiler maps the PLD function to the PSD.

Address Out

For microcontrollers with a multiplexed address/data bus, the I/O ports in Address-Out mode are able to provide latched address outputs (A0 - A15) to external devices. This mode of operation requires the user to:

Configuration

- 1. Declare the pins used as address line outputs in the ABEL file PSDsoft.
- 2. Write "0" to the corresponding bit in the Control Register associated with each I/O port.
- 3. Set the Direction Register to Output Mode.

Address In

- For Port A as other address line (A2 A7 and A16 A23) inputs to the DPLD. Additional address inputs included in the EPROM decoding must come from Port A. The address inputs are latched internally by ALE/AS if Multiplexed Bus is specified in PSDsoft.
- 2. For Ports C and D as adress inputs to the ZPLD for general decoding, should not be used in EPROM decoding.

Configuration

- 1. Declare pins or signals used as Address In in the ABEL file (PSDsoft).
- 2. Write latch equations in the ABL file, e.g., A16.LE = ALE

2. Include latched address in logic equations.

Data Port

In this mode, the port is acting as a data bus port for a microcontroller which has a non-multiplexed address/data bus. In this configuration, the Data Port is connected to the data bus of the microcontroller and the ADIO port is connected to the address bus.

Configuration

Select the non-multiplexed bus option in PSD configuration (PSDsoft).

Special Function Out

This mode is per-pin configurable. When enabled, the special function assigned to the particular pin is driven out. Special functions consist of Timer and Interrupt outputs.

Configuration

1. Specify the output function in the PSD configuration (PSDsoft).

2. PSD compiler assigns pins for the selected function.

3. Write "1" to the corresponding bit in the Special Function Register.



Alternate Function In

This mode is per-pin configurable and enables the user to define the pins in Port E to perform Alternate function. Alternate Function includes inputs to Counter/Timers and APD clock.

Configuration

- 1. Select input functions in PSD configuration
- 2. PSD compiler assigns pins for the selected function.

Peripheral I/O

This mode enables the microcontroller to read or write to a peripheral though Port A. When there is no read/write operation, Port A is tri-stated. One of the applications of Peripheral I/O is in a DMA based design.

- **Configuration**
 - 1. Declare the pins used as Peripheral I/O in the ABEL file.
 - 2. Write logic equations for PSEL0 and PSEL1.

3. Write a "1" to the PIO bit in the VM Register to activate the Peripheral I/O operation. See the section on Peripheral I/O for a detailed description.

Open Drain Outputs

This mode enables the user to configure Port C and D pins as open drain outputs. CMOS output is the default configuration. Writing "1" to the corresponding bit in the Open Drain Register changes the pin to open drain output.

The following table summarizes the operating modes of the I/O ports. Not all functions are available to every port.

		· · · · · · · · · · · · · · · · · · ·	i		
Port Mode	Port A	Port B	Port C	Port D	Port E
Standard MCU I/O	Yes	Yes	Yes	Yes	Yes
PLD I/O	Yes	Yes	Input Only	Input Only	Yes
Address Out	Yes	Yes	Yes	Yes	Yes
Address In	Yes	Yes*	Yes*	Yes*	Yes*
Data Port			Yes	Yes	
Special Function Out	Yes	Yes			Yes
Alternate Function In					Yes
Peripheral I/O	Yes				
Open Drain			Yes	Yes	

Table 11. Operating Modes of the I/O Ports

*For external decoding. Cannot be latched by ALE.

Port Registers

There are two sets of registers per I/O port: the Port Configuration Registers (PCR) which consist of four 8-bit registers; and the Port Data Registers (PDR) which include three 8-bit registers. The PCR is used for setting up the port configuration, while the PDR enables the microcontroller to write or read port data or status bits. Tables 12 and 13 show the names and the registers and the ports to which they belong.

All the registers in the PCR and PDR are 8-bits wide and each bit is associated with a pin in the I/O port. In Table 14, the LSB of the Data In Register of Port A is connected to pin PA0, and the MSB is connected to PA7. This pin configuration also applies to other registers and ports. For example, in the Direction Register of Port A, writing a hex value of 07 to the register configures pins PA0 – PA2 as output pins, while PA3 – PA7 remain as input pins.

Registers can be accessed by the microcontroller during normal read/write bus cycles. The I/O address offset of the registers are listed in the System Configuration section.

 Table 12. Port Configuration Registers (PCR)

Register Name	Port	Write/Read
Control Register	A,B,C,D,E	Write/Read
Direction Register	A,B,C,D,E	Write/Read
Open Drain Register	C,D	Write/Read
Special Function Register	A,B,E	Write/Read
PLD – I/O Register	A,B,E	Read

Table 13. Port Data Registers (PDR)

Register Name	Port	Read/Write
Data In Register	A,B,C,D,E	Read
Data Out Register	A,B,C,D,E	Write/Read
Macrocell Out Register	A,B,E	Read

Table 14.

Data In Register **Đ** Port A

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin

Direction Register *Đ* Port A (Example: Pins PA0 *Đ* PA2 as Output, PA3 *Đ* PA7 as Input)

us

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin
= 0	= 0	= 0	= 0	= 0	= 1	= 1	= 1



7-42

I/O Ports

(Cont.)

Control Register

This register is used in both Standard MCU I/O Mode and Address Out modes. For setting a Standard MCU I/O Mode, a "1" must be written to the corresponding bit in the register. Writing a "0" to the register is required for the Address Out mode. The register has a default value of "0" after reset.

Direction Register

This register is used to control the direction of data flow in the I/O ports. Writing a "1" to the corresponding bit in the register configures the port to be an output port, and a "0" forces the port to be an input port. The I/O configuration of the port pins can be determined by reading the Direction Register. After reset, the pins are in input mode.

Open Drain Register

This register determines whether the output pin driver of Port C or D is a CMOS driver or an Open Drain driver. Writing a "0" to the register selects a CMOS driver, while a "1" selects an Open Drain driver.

Special Function Register

Writing a "1" bit to this register sets up the corresponding pin to operate in Special Function Out mode.

PLD Ð I/O Register

This is a read only status register. Reading a "1" indicates the corresponding pin is configured as a PLD pin. A "0" indicates the pin is an I/O pin.

Data In Register

This register is used in the Standard MCU I/O Mode configuration to read the input pins.

Data Out Register

This register holds the output data in the Standard MCU I/O Mode. The contents of the register can also be read.

Macrocell Out Register

This register enables the user to read the outputs of the GPLD macrocell (PA, PB, and PE macrocells).

I/O Register Address Offset

The I/O Register can be accessed by the microcontroller during normal read/write bus cycle. The address of a register is defined as:

CSIOP + register address offset

The CSIOP is the base address that is defined in the ABEL file and occupies a 256 byte space. The register address offset lies within this 256 byte space. Tables 15 and 15a are the address offset of the registers.



Table 15. I/O Register Address Offset

		Ac	dress Offsei	ŗ	
Register Name	Port A	Port B	Port C	Port D	Port E
Data In	00	01	10	11	20
Control	02	03	12	13	22
Data Out	04	05	14	15	24
Direction	06	07	16	17	26
Open Drain			18	19	
Special Function	08	09			28
PLD – I/O	0A	0B			2A
Macrocell Out	0C	0D			2C

Table 15a. I/O Register Address Offset(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 15 if 8-bit mode is selected.)

		Ac	dress Offsei	t	
Register Name	Port A	Port B	Port C	Port D	Port E
Data In	01	00	11	10	21
Control	03	02	13	12	23
Data Out	05	04	15	14	25
Direction	07	06	17	16	27
Open Drain			19	18	
Special Function	09	08			29
PLD – I/O	0B	0A			2B
Macrocell Out	0D	0C			2D

I/O Ports

(Cont.)

Port A *Đ* Functionality and Structure

Port A is the most flexible of all the I/O ports. It can be configured to perform one or more of the following functions:

- Standard MCU I/O Mode
- D PLD I/O
- Address Out latched address lines assigned to pins PA[0-7]
- Address In input port for other lines, inputs can be latched by ALE.
- □ Special Function Out pins PA0 PA3 can be configured as dedicated timer outputs.
- Peripheral I/O

Figure 21 shows the structure of a Port A pin. If the pin is configured as an output port, the multiplexer selects one of its four inputs as output. If the pin is configured as an input, the input connects to :

- 1. Data In Register as input in Standard MCU I/O Mode
- or
- 2. PA Macrocell as PLD input

or

3. PA Macrocell as Address In input (latched for multiplexed bus).

Port B *Ð* Functionality and Structure

Port B is similar to Port A in structure. It can be configured to perform one or more of the following functions:

- Standard MCU I/O Mode
- PLD I/O
- □ Address Out address lines A[0-7] for 8-bit multiplexed bus, or address lines A[8-15] for 16-bit multiplexed bus are assigned to pins PB[0-7].
- □ Special Function Out pins PB0 PB3 are configured as dedicated Timer outputs.

Figure 22 shows the structure of a Port B pin. If the pin is configured as an output port, the multiplexer selects one of its four inputs as output. If the pin is configured as input, the input connects to :


Data In Register as input in Standard MCU I/O Mode

or

PB Macrocell as PLD input



Figure 21. Port A Pin Structure




Wf



Figure 22. Port B Pin Structure CONTROL MUX PCR DATA OUT ADDRESS A[0 - 7] OR A[8 - 15]

US



I/O Ports

(Cont.)

Port C and Port D Đ Functionality and Structure

Port C and D are identical in function and structure and each can be configured to perform one or more of the following operating modes:

- Standard MCU I/O Mode
- PLD Input direct input to ZPLD
- □ Address Out latched address outputs
 - Port C: A[0-7] are asigned to pins PC[0-7]
 - Port D: A[0-7] for 8-bit multiplexed bus, or A[8-15] for 16-bit multiplexed bus are assigned to pins PD[0-7]
- Data Port
 - Port C: D[0-7] for 8-bit non-multiplexed bus
 - Port D: D[8-15] for 16-bit non-multiplexed bus
- □ Open Drain select CMOS or Open Drain driver

Figures 23 and 24 show the structure of a Port C or D pin. If the pin is configured as output port, the multiplexer selects one of the two inputs as output. If the pin is configured as input, the input connects to :

- Data In Register as input in the Standard MCU I/O Mode
- or
- ZPLD input


Port E D Functionality and Structure

Port E can be configured to perform one or more of the following functions:

- □ Standard MCU I/O Mode
- D PLD I/O
- □ Address Out latched address lines A[0-7] are assigned to pins PE[0-7].
- □ Special Function Out in this mode, Port E pin is configured as an output port for the following signals:
 - PE2 INTERRUPT interrupt output from Interrupt Controller
 - PE4 Terminal Count output, Timer0
 - PE5 Terminal Count output, Timer1
 - PE6 Terminal Count output, Timer2
 - PE7 Terminal Count output, Timer3
- \Box Alternate Function In in this mode, the inputs to Port E pins are:
 - PE0 BHE/ or PSEN/ or WRH/ or UDS/ or SIZ0
 - PE1 ALE
 - PE3 TIMER0-IN :load/store/enable/ disable input to Timer 0
 - PE4 TIMER1-IN :load/store/enable/disable input to Timer 1
 - PE5 TIMER2-IN :load/store/enable/disable input to Timer 2
 - PE6 TIMER3-IN :load/store/enable/disable input to Timer 3
 - PE7 APD CLK :clock input for Automatic Power Down Counter

Figure 25 shows the structure of a Port E pin. The Control Logic block selects one of four sources through the multiplexer for pin output. If the pin is configured as input, the input goes to:


- □ Data In Register as input in Standard MCU I/O Mode
- or
- PE Macrocell as PLD input
- or
- Alternate Function In




7-49



Figure 24. Port D Pin Structure



Wf



UIF

I/O Ports (Cont.) Memory Block The ZPSD5XX provides EPROM memory for code storage and SRAM memory for scratch pad usage. Chip selects for the memory blocks come from the DPLD decoding logic and are defined by the user in the PSDsoft Software. Figure 26 shows the organization of the Memory Block.

EPROM

The ZPSD5XX provides three Zero Power EPROM densities: 256K bit, 512K bit or 1M bit. The EPROM is divided into four 8K, 16K or 32K byte blocks. Each block has its own chip select signals (ES0 – ES3). The EPROM can be configured as $32K \times 8$, $64K \times 8$ or $128K \times 8$ for microcontrollers with an 8-bit data bus. For 16-bit data buses, the EPROM is configured as $16K \times 16$, $32K \times 16$ or $64K \times 16$. The EPROM powers up only on address changes and consumes power for the necessary time to latch data into its output latches. It then powers down and remains in Standby Mode.

SRAM

The SRAM has 16K bits of memory, organized as 2K x 8 or 1K x 16. The SRAM is enabled by the chip select signal RS0 from the DPLD. The SRAM has a battery back-up (STBY) mode. This back-up mode is invoked when the V_{CC} voltage drops under the VSTBY voltage by 0.6 V. The VSTBY voltage is connected only to the SRAM and cannot be lower than 2.7 volts. The SRAM Data Retention voltage is 2 volts. The SRAM powers up only on address changes and consumes power for the necessary time to latch data into its output latches. It then powers down and remains in Standby Mode.

Memory Select Map


The EPROM and SRAM chip select equations are defined in the ABEL file in terms of address and other DPLD inputs. The memory space for the EPROM chip select (ES0 – ES3) should not be larger than the EPROM block (8KB, 16KB or 32KB) it is selecting.

The following rules govern how the internal ZPSD5XX memory selects/space are defined:

- □ The EPROM blocks address space cannot overlap
- SRAM, internal I/O and Peripheral I/O space cannot overlap
- □ SRAM, internal I/O and Peripheral I/O space can overlap EPROM space, with priority given to SRAM or I/O. The portion of EPROM which is overlapped cannot be accessed.

The Peripheral I/O space refers to memory space occupied by peripherals when Port A is configured in the Peripheral I/O Mode.





Wf

ZPSD5XX Family

Memory Block (Cont.)

Memory Select Map For 8031 Application

The 8031 family of microcontrollers has separate code memory space and data memory space. This feature requires a different Memory Select Map. Two modes of operation are provided for 8031 applications. The selection of the modes is specified in the ZPSD5XX PSDsoft Software (PSDconfiguration):

Separate Space Mode

In this mode, the PSEN signal is used to access code from EPROM, and the RD signal is used to access data from SRAM. The code memory space is separated from the data memory space.

Combined Space Mode

In this mode, the EPROM can be accessed by PSEN or RD. The EPROM is used for code and data storage. The memory block's address space cannot overlap.

If data and code memory blocks must overlap each other, the \overline{RD} signal can be included as an additional address input in generating the EPROM chip select signals (ES0 – ES3). In this case the EPROM access time is from the \overline{RD} valid to data valid. Figures 27a and 27b show the memory configuration in the two modes.

In some applications it is desirable to execute program codes in SRAM. The ZPSD5XX provides this option by enabling PSEN to access SRAM. To activate this option, the SRCODE bit of the VM Register must be set to "1" (see Table 16). SRAM space can overlap EPROM space and has priority when PSEN is used.

Table 16. VM Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	SRCODE	PIO
						1 = ON	1 = ON

* = Reserved for future use, bits set to zero.







Figure 27b. 8031 Memory Modes



US

Peripheral I/O Peripheral I/0


The Peripheral I/O Mode is one of the operating modes of Port A. In this mode, Port A is connected to the data bus of peripheral devices. Port A is enabled only when the microcontroller is accessing the devices, otherwise the Port is tri-stated. This feature enables the microcontroller to access external devices without requiring buffers and decoders. Figure 28 shows the structure of Port A in the Peripheral I/O Mode.

The memory address space occupied by the devices are defined by two signals: PSEL0 and PSEL1. The signals are direct outputs from the DPLD. Whenever any of the signals is active, the Port A driver is enabled, and the direction of the data flow is determined by the RD/WR signals.

The Peripheral I/O Mode and the peripheral select signals are configured and defined in the PSDsoft Software (see the section on I/O Port for configurations). The PIO bit in the VM Register (see Table 16) also needs to be set to "1" by the user to initialize the Peripheral I/O Mode.

The Peripheral I/O mode can be used, for example, in DMA applications where the microcontroller does not support DMA operations, such as tri-stating the address/data bus. Figure 29 shows a block diagram of a microcontroller and ZPSD5XX based design that makes use of this mode. In this application, the microcontroller has a multiplexed bus which is connected to the ADIO port. The C and D ports connect to the peripheral address bus and are both configured in Address Out Mode. Port A is configured in the Peripheral I/O mode and is connected to the peripheral data bus. Port B and E are used to generate control signals.

During normal activity, the microcontroller has access to any peripheral (memory or I/O device) through the ZPSD5XX device. When there is a DMA request, the microcontroller tri-states the address bus on Port C and D by writing a "0" to the port Direction Registers. The DMA controller then takes over the data and address buses after receiving acknowledgement from the microcontroller.




liji

Figure 28. Port A In Peripheral I/O Mode



Figure 29. ZPSD5XX Peripheral I/O Configuration



Wf

Page Register

The Page Register is 4 bits wide and consists of four D flip flops. The outputs of the Register (PGR0 – PGR3) are connected to the input bus of the ZPLD. By including the four outputs as inputs to the DPLD, the addressing capability of the microcontroller is increased by a factor of 16.

Figure 30 shows the Page Register block diagram. Inputs to the four flip flops are connected to data bus D0-D3. The output of the Register can be read by the microcontroller. The Register can operate as an independent register to the microcontroller if page mode is not implemented.




Figure 30. Page Register

Security Protection

The ZPSD5XX has a programmable security bit which offers protection from unauthorized duplication. When the security bit is set, the contents of the EPROM, the ZPSD5XX non-volatile configuration bits and ZPLD data are prevented from being read by EPROM programmers.

The security bit is set through the PSDsoft Software and is embedded in the compiled output file. The security bit is UV erasable and a secured part can be erased and then re-programmed.



Power Management Unit

The ZPSD5XX provides many power saving options. By configuring the PMMRs (Power Management Mode Registers), the user can reduce power consumption. Table 17 shows the bit configuration of the PMMR0 and PMMR1. The microcontroller is able to control the power consumption by changing the PMMR bits at run time.

Standby Mode

There are two Standby Modes in the ZPSD5XX:

- Dever Down Mode
- Sleep Mode

Power Down

In this mode, the internal devices are shut down except for the I/O ports. There are three ways the ZPSD5XX can enter into the Power Down Mode: by controlling the CSI input, by activating the Automatic Power Down (APD) Logic, or when none of the inputs are changing and the turbo bit is off.

□ The CSI

The CSI input pin is an active low signal. When low, the signal selects and enables the ZPSD5XX. The ZPSD5XX enters into Power Down Mode immediately when the signal turns high. This signal can be controlled by the microcontroller, external logic or it can be grounded.

The CSI turns off the internal bus buffers in standby mode. The address and control signals from the microcontroller are blocked from entering the ZPLD as inputs.

The APD Logic

The APD unit enables the user to enter a power down mode independent of controlling the CSI input. This feature eliminates the need for external logic (decoders and latches) to power down the PSD. The APD unit concept is based on tracking the activity on the ALE pin. If the APD unit is enabled and ALE is not active, the 4-bit APD counter starts counting and will overflow after 15 clocks, generating a PD (Power Down) signal powering down the PSD. If sleep mode is enabled, then PD signal will also activate the sleep mode. Immediately after ALE starts pulsing the PSD will get out of the power down or sleep mode.

The operation of APD is controlled by the PMMR (see Figure 31a). PMMR1 bit 0 selects the source of the APD counter clock. After reset the APD counter clock is connected to PE7 (APD_CLK) on the PSD. In order to guarantee that the APD will not overflow there should be less than 15 APD clocks between two ALE pulses. If CLKIN frequency is adequate, then it can be connected to the APD and PE7 is used for other functions.

The next step is to select the ALE power down polarity. Usually, MCUs entering power down will freeze their ALE at logic high or low. By programming bit 1 of PMMR0 the power down polarity can be defined for the APD. If the APD detects that the ALE is in the power down polarity for 15 APD counter clocks then the PSD will enter a power down mode. To enable the APD operation, bit 2 in the PMMR0 should be set high.




PowerSleep ModeManagementThe Sleep Mode is activated if the SLEEP EN bit, the APD EN bit, and the ALE Polarity
bit in the PMMR are set, and the APD Counter has overflowed after 15 clocks
(see Figure 31). In Sleep Mode the ZPSD5XX consumes less power than the Power Down
Mode, with typical I_{CC} reduced to 1 μA.


In this mode, the Counter/Timers, the Interrupt Controller and the ZPLD still monitor their inputs and respond to them. As soon as the ALE starts pulsing, the ZPSD5XX exits the Sleep Mode.

The PSD access time from Sleep Mode is specified by t_{LVDV1} . The ZPLD response time to an input transition is specified by t_{LVDV2} .

Figure 31. Power Management Unit



UII



Power Management Unit (Cont.)

Table 17. Power Management Mode Registers (PMMR0, PMMR1)

PMMR0

1 101101110			-				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMR CLK	ZPLD RCLK	ZPLD ACLK	ZPLD TURBO	CMISER	APD ENABLE	ALE PD Polarity	*
1 = OFF	1 = OFF	1 = OFF	1 = OFF	1 = ON	1 = ON	1 = HIGH	

Bit 0 * = Should be set to High (1) to operate the APD.

- **Bit 1** 0 = ALE Power Down (PD) Polarity Low.
 - 1 = ALE Power Down (PD) Polarity High.
- **Bit 2** 0 = Automatic Power Down (APD) Disable.
 - 1 = Automatic Power Down (APD) Enable.
- Bit 3 0 = EPROM/SRAM CMiser is OFF. 1 = EPROM/SRAM CMiser is ON.
- Bit 4 0 = ZPLD Turbo is ON. ZPLD is always ON.
 - 1 = ZPLD Turbo is OFF. ZPLD will Power Down when inputs are not changing.
- **Bit 5** 0 = ZPLD Clock Input into the Array from the CLKIN pin input is connected. Every Clock change will Power Up the ZPLD when Turbo bit is OFF.
 - 1 = ZPLD Clock Input into the Array from the CLKIN pin input is disconnected.
- **Bit 6** 0 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input is connected.
 - 1 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input is disconnected.
- Bit 7 0 = In the ZPSD5XX Clock Input is connected to the Timer.
 - 1 = In the ZPSD5XX Clock Input is disconnected from the Timer.

PMMR1

1 10///01/1							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	Sleep Mode	APD CLK
						1 = ON	1 = CLKIN

- **Bit 0** 0 = Automatic Power Down Unit Clock is connected to Port E7 (PE7) alternate function input.
 - 1 = Automatic Power Down Unit Clock is connected to the PSD Clock input (CLKIN).
- **Bit 1** 0 = Sleep Mode Disabled.
 - 1 = Sleep Mode Enabled.
- **Bit 2–7** 0 = Reserved for future use, should be set to zero.

Table 18. APD Counter Operation

APD EN Bit	ALE Power Down Polarity	ALE Status	APD Counter		
0	X	Х	Not Counting		
1	X	Pulsing	Not Counting		
1	1	1	Counting (Activates Standby Mode After 15 Clocks)		
1	0	0	Counting (Activates Standby Mode After 15 Clocks)		



Power Management Unit (Cont.)

See page 7-142

for CMiser Errata.

Other Power Saving Options

The ZPSD5XX provides additional power saving options. These options, except the SRAM Standby Mode, can be enabled/disabled by setting up the corresponding bit in the PMMR.

🗆 EPROM

The EPROM power consumption in the PSD is controlled by bit 3 in the PMMR0 – EPROM CMiser. Upon reset the CMiser bit is OFF. This will cause the EPROM to be ON at all times as long as CSI is enabled (low). The reason this mode is provided is to reduce the access time of the EPROM by 10 ns relative to the low power condition when CMiser is ON. If CSI is disabled (high) the EPROM will be deselected and will enter standby mode (OFF) overriding the state of the CMiser.

If CMiser is set (ON) then the EPROM will enter the standby mode when not selected. This condition can take place when CSI is high or when CSI is low and the EPROM is not accessed. For example, if the MCU is accessing the SRAM, the EPROM will be deselected and will be in low power mode.

An additional advantage of the CMiser is achieved when the PSD is configured in the by 8 mode (8 bit data bus). In this case an additional power savings is achieved in the EPROM (and also in the SRAM) by turning off 1/2 of the array even when the EPROM is accessed (the array is divided internally into odd and even arrays).

The power consumption for the different EPROM modes is given in the DC Characteristics table under I_{CC} (DC) EPROM Adder.

SRAM Standby Mode

The SRAM has a dedicated supply voltage V_{STBY} that can be used to connect a battery. When V_{CC} becomes lower than V_{STBY} –0.6 then the ZPSD5XX will automatically connect the V_{STBY} as a power source to the SRAM. The SRAM Standby Current (I_{STBY}) is typically 0.5 μ A.

SRAM data retention voltage V_{DF} is 2 V minimum.

□ Zero Power ZPLD

ZPLD power/speed is controlled by the ZPLD_Turbo bit (bit 4) in the PMMR0. After reset the ZPLD is in Turbo mode and runs at full power and speed. By setting the bit to "1", the Turbo mode is disabled and the ZPLD is consuming Zero Power current if the inputs are not switching for an extended time of 100 ns. The propagation delay time will be increased by 10ns after the Turbo bitis set to "1" (turned off) if the inputs change at a frequency of less than 15 MHz.



Power Management Unit (Cont.)

□ Input Clock

The ZPSD5XX provides the option to turn off the clock inputs to save AC power consumption. The clock input (CLKIN) is used as a source for driving the following modules:

- □ ZPLD Array Clock Input
- □ ZPLD MacroCell Clock Flip Flop
- APD Counter Clock
- Counter/Timer Clock

During power down or if any of the modules are not being used the clock to these modules should be disabled. To reduce AC power consumption, it is especially important to disable the clock input to the ZPLDS array if it is not used as part of a logic equation.

The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK). The ZPLD MacroCell Clock Input can be disabled by setting PMMR0 bit 6 (ZPLD RCLK). The Timer Clock can be disabled by setting PMMR0 bit 7 (TMR CLK). The APD Counter Clock will be disabled automatically if Power Down or Sleep Mode is entered through the APD unit. The input buffer of the CLKIN input will be disabled if bits 5 – 7 PMMR0 are set and the APD has overflowed.

The Counter/Timers can operate in Sleep Mode if the TMR CLK bit is low, but the power consumption will be based on the frequency of operation (CLKIN frequency).

 Table 19.
 Summary of ZPSD5XX Timing and Standby Current During Power Down and Sleep Modes

	PLD Propagation Delay	<i>PLD Recovery Time To Normal Operation</i>	Access Time	Access Recovery Time To Normal Access	Typical Standby Current Consumed
Power Down	Normal t _{PD} (Note 1)	0	No Access	t _{LVDV}	40 μΑ (Note 4)
Sleep	t _{LVDV2} (Note 2)	t _{LVDV3} (Note 3)	No Access	t _{LVDV1}	5 μΑ (Note 5)

NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based only on the ZPLD_Turbo Bit.

2. In Sleep Mode any input to the ZPLD will have a propagation delay of t_{LVDV2} .

3. PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the transition will have a propagation delay time of t_{LVDV3}.

4. Typical current consumption assuming all clocks are disabled and ZPLD is in non-turbo mode.

5. Typical current consumption assuming all clocks are disabled.

Table 20. I/O Pin Status During Power Down And Sleep Mode

Port Configuration	Pin Status
I/O Port	Unchanged
ZPLD Output	Depend on Inputs to the ZPLD
Address Out	Undefined
Data Port	Tri-stated
Special Function Out	Depending on Status of Clock Input
Peripheral I/O	Tri-stated



ZPSD5XX Counter/Timer

General Description

The ZPSD5XX contains a powerful set of four 16 bit Counter/Timers, each controlled by either PPLD outputs, external pins or Software. The Counter/Timers aid the user in counting external events and/or generating accurate delays. These can be operated as Counters or Timers. In Event-count, time capture and WatchDog modes, the Counter/Timers work as Counters, whereas in Waveform and Pulse modes they work as Timers. All Counter/Timers are capable of generating interrupts through the On-Board Interrupt Controller. Each of the Counter/Timers consist of a Counter/Timer Command register, Counter/Timer Image register and Counter/Timer register. All four Counter/Timers share a Global command register, a Software Load/Store register, a Freeze command register and the Status register. Counter/Timer 2 can support WatchDog operations. All Counter/Timers share a common clock input and Delay Cycle register used in scaling down the input clock to the Counter/Timer. The maximum resolution of the Counter/Timer is the input clock of the ZPSD5XX divided by four. The maximum input clock frequency to the ZPSD5XX is 30 MHz. Figures 32 and 33 describe the general features of the Counter/Timers.

Features


- □ Four 16 bit Counter/Timers.
- □ Five modes of operation
 - Waveform Mode
 - Pulse Mode
 - Event Counter Mode
 - Time Capture Mode
 - WatchDog Mode*
- Each Counter/Timer can be controlled by an input pin, dedicated PPLD macrocell or software.
- □ Each Counter/Timer has an output to the Interrupt Controller.
- □ The WatchDog output is routed through the PLD and can be programmed to be output at any PLD output pin.
- Programmable input and output polarity.
- □ Counter/Timer can be programmed as UP or DOWN Counter, except in WatchDog mode.
- ❑ All Counters have the operating frequency range of DC to 7.0 MHz (i.e 143 ns maximum resolution at 7.0 MHz). Higher resolution can be achieved by using in conjunction with the GPLD macrocells.
- □ High resolution Divisor unit for Counter clocking purposes.
- □ Can easily interface with any 8 or 16 bit Microcontroller or Microprocessor.

(*) Counter/Timer-2 can operate in WatchDog mode.




Figure 32. Counter/Timer Block Diagram

ZPSD5XX Counter/Timer (Cont.)



US

Figure 33. ZPSD5XX Counter/Timer and Interrupt Controller Interface with Other Internal Blocks Counter/Timer (Cont.)



Counter/Timer Operation

There are four identical 16 bit Counter/Timers CNTR0,CNTR1,CNTR2 and CNTR3 and associated Counter/Timer image registers IMG0,IMG1,IMG2 and IMG3. Refer to Table 21 for counter name and register correspondence. All Counter/Timers share a common clock source. Each Counter/Timer can be operated in either WAVEFORM / PULSE mode or EVENT COUNTER/TIME CAPTURE mode. Counter 2 can be set up as a Watchdog timer in both modes. Note that in Event Counter/Time Capture mode COUNTER 2 can only be set up as a Watch Dog Counter/Timer, whereas in the Waveform/Pulse mode Counter 2 can be configured as a Pulse or Waveform generator or as a Watchdog timer. Refer to Table 24 for possible combinations of Counter/Timer modes and refer to Figure 34 for additional details.

Each Counter/Timer can be controlled by an input pin or through a dedicated PPLD macrocell output or by software. Counter/Timer outputs are available through port A or port B pins in alternate function mode (Refer to the chapter on I/O ports). Polarity of these inputs/outputs is software programmable. The following sections describe various command and data registers that need to be initialized for proper function of these Counter/Timers.


Counter/Timer Operating Modes

The ZPSD5XX Counter/Timer has five basic modes of operation: The Waveform and Pulse or Event Counter, Time Capture, and Watchdog. The Waveform and Pulse modes cannot be used in conjunction with Event and Time Capture modes. Both Waveform/Pulse or Event Count/Time Capture modes can set Counter 2 into the fifth mode of operation, the "WatchDog" mode.

The basic functional element used in all these modes is the Counter/Timer unit (CTU) illustrated in Figure 34. This block consists of a 16 bit increment/decrement Counter, and a 16 bit image register with various control signals. The key function of the image register is to enable microcontroller access of the Counter without asynchronously interrupting the Counter. Software can configure each Counter/Timer using the associated Command register. The Counter/Timer of the ZPSD5XX employs four CTUs to realize the various modes of operation.

Counter Name	Counting Register	Image Register
Counter 0	CNTR0	IMG0
Counter 1	CNTR1	IMG1
Counter 2	CNTR2	IMG2
Counter 3	CNTR3	IMG3

Table 21. Registers Used By Counters



US

Counter/Timer Operation (Cont.)

(Cont.)

Counter/Timer Waveform Mode Operation In Waveform mode

In Waveform mode, the Counter/Timer is capable of producing various pulse-width modulated (PWM) signals. The Waveform mode in the ZPSD5XX is realized using two CTUs (COUNTER/TIMER UNITs) in the following combinations:

CTU0 & CTU1 or CTU2 & CTU3.

The outputs of CTU0 and CTU2 are available at Port A and Port B. Refer to Tables 25 and 26 for further details and configuration of these ports. CTU1 and CTU3 are internally connected to CTU0 and CTU2. The Waveform mode is illustrated in Figure 35 which shows a typical PWM waveform and the time slots in which two CTUs are active. The Waveform period is the sum of the counts for CTU0 and CTU1 (see equation 1), while the duty cycle is given by equation 2. The Duty cycle of a waveform can be changed by loading a new value into the corresponding IMAGE register, and as soon as a Terminal Count is generated this new value gets loaded into the CTU. Note that the end of a CTU time slot is indicated with Terminal Count signal of the active CTU. The Terminal Count signals are used to signal the transfer of active status between CTUs. The Terminal Count is true whenever the Counter underflows while decrementing or when the Counter overflows while incrementing.

PERIOD of the waveform generated

= COUNT HIGH + COUNT LOW..(1)

DUTY Cycle of the Waveform Generated

COUNT HIGH

COUNT HIGH + COUNT LOW(2)


The timing of various pulses that create a Waveform signal in the above example is defined by the Microcontroller via image register updates of the CTU0 and CTU1. The contents of an image register are loaded or copied to the associated Counter under any of the following conditions:

- □ Terminal Count of CTU1 and/or CTU3 pulses to transfer active status to CTU0 and/or CTU2.
- An input pin (port E) pulses (If enabled by software).
- A PPLD macrocell output pulses (If enabled by software).
- A command register bit is written to by the Microcontroller, i.e., a software Load/Store (load).


A Waveform output is first initialized and then later modified by setting its two corresponding software Load/Store bits after loading of the Image Registers. If the Counter/Timer register is directly loaded by the MCU, it gets overwritten by the associated Image register contents as soon as the Counter/Timer is active. The configuration of the CTU in the waveform mode is schematically illustrated in Figure 36.

The output polarity during the CTU0 time slot is controlled by bit 3 in the Counter/Timer command register. The output polarity during the CTU1 time slot is defined as the complement of the CTU0 polarity. Similarly, the polarity of the input pin is controlled by bit 4 in the Counter/Timer command register. This description of the waveform mode of operation applies to CTU2 and CTU3 also.

In order to change the image register values, use the Freeze/Freeze Acknowledge protocol as described in the Freeze Command Register section.



US



us:

Counter/Timer Operation

(Cont.)

Pulse Mode

In Pulse mode, the Counter/Timer is capable of generating a one shot pulse. The Pulse width of the generated pulse is defined by the value loaded into the associated Image register of the timer. If the Counter/Timer register is directly loaded by the MCU, it gets overwritten by the associated Image register contents as soon as the Counter/Timer is active. Each CTU is capable of pulse mode. As soon as the Timer is active, i.e. decrementing or incrementing, a pulse is output until the Timer underflows or overflows. The pulse waveform is illustrated in Figure 37. The active level of this pulse is defined again by a command register bit. As can be seen in Figure 38, the pulse is triggered by any of the following events:

- □ Transition on the input pin (Port E) (If enabled by software).
- PPLD macrocell output pulses (If enabled by software).
- Command register bit is written to by a Microcontroller (Software load).

As in the waveform mode, the polarity of the input pin is defined by a command register bit and the Freeze/Freeze Acknowledge must be used whenever the image register is modified.

The outputs of CTU0, CTU1, CTU2 and CTU3 are available at Port A and Port B. Refer to Tables 25 and 26 for further details and configuration of these ports.


Event Counter Mode


In this mode, the Counter/Timer uses the CTU to count a number of events. An event is defined as a signal-transition on the Counter's input pin as defined by the input polarity configuration bit in the Command Registers or a Low to High transition on the PPLD Macrocell output. In this mode, the image register of the CTU is used to store the contents of the Counter at the rising edge of the Load/Store signal. This is opposed to the previous two modes in which the image register was used to load the Counter. Figure 39 shows the configuration of the CTU for the event-Counter mode. Notice that the enable signal is edge sensitive. Its source is either:

- Din Driven.
- Depuis PPLD Macrocell Driven.

All Counter/Timer registers must be assigned values during initialization in the Event Counter mode. During normal operation, the CTU increments or decrements its count when an event occurs. The image register is then immediately updated with the current count. The microcontroller can read the contents of the image register by first setting the command-register Freeze bit in order to disable count updates of the image register during its read operation. The microcontroller waits for a freeze acknowledge and then accesses the image register in the usual fashion. The Freeze signal effectively guarantees stable image register data during microcontroller read access, even though the CTU continues to count events. During the Freeze Acknowledge active state, the counter continues counting. Note that for an event to be counted the events must be separated by at least one timer clock period plus two CLKIN clock periods.







(Cont.)

Counter/Timer Figure 39. CTU Control Signals For Event Count Mode ł ŧ I TO INTERRUPT COUNT (TC) FREEZE ACKNOWLEDGE (STATUS FLAGS REGISTER) I COUNTER *Count updates are continuously stored in the image register, unless frozen by the software freeze command. ENABLE/DISABLE LOAD/STORE START COUNTER (BIT 1 OF GLOBAL COMMAND REGISTER) SOFTWARE STORE (SOFTWARE LOAD/ STORE REGISTER) SOFTWARE FREEZE (FREEZE COMMAND REGISTER)* SOFTWARE SELECT (BIT 2 OF CMD REGISTER) PIN OR MACROCELL (BIT 5 OF CMD REGISTER) PIN OR MACROCELL (SELECTED BY BIT 5 OF CMD REGISTER) SOFTWARE GATING BIT (BIT 6 OF CMD REGISTER) ENABLE COMMAND (BIT 7 OF CMD REGISTER) TIMER_CLOCK

US

Counter/Timer Operation (Cont.)

Time Capture Mode

In the time capture mode, the Counter/Timer is capable of measuring the time (by counting clock pulses) between events. Figure 40 shows the CTU configuration for time capture. All the Counter/Timer registers must be cleared during initialization of the Time Capture mode. Here the Counter is enabled to count via software only. The CTUs continuously count. A Load/Store pulse triggers the storing of the Counter's contents into the associated image register. The image register effectively contains a "snap shot" of the Counter at the time of the pulse. The CTU Store input is edge-triggered by events, the events being:

- Din Driven.
- PPLD Macrocell Driven.
- Software Driven.

A Freeze signal is used to ensure that image data is stable during Microcontroller reads which is similar to the description of event Counter Microcontroller read accesses. Two CTUs in time capture mode can be used to capture the rising and the falling edges of a pulse, the difference of the measurements being the pulse width. The counter continues to count regardless of the Freeze Acknowledge state.

Note that the time span between two consecutive edges of Time Capture must be greater than one timer clock cycle in order to be captured.

WatchDog Counter/Timer


Counter/Timer-2 can be operated as a WatchDog Timer in both Waveform/Pulse and Event count/time capture modes. In Event count/time capture mode, Counter/Timer-2 can be configured only as WatchDog. Figure 41 shows the control signals of the CTU when in WatchDog mode. When the WatchDog mode is active, CTU2 counts down and at the terminal count of Counter-2 a WatchDog condition occurs. To avoid the WatchDog from occurring, a "Write" to the Software Load/Store Bit-2 in the "Software Load/Store Register" has to take place before the Counter-2 underflows. This action reloads the Counter-2 with the initial count value in the Image Register-2. Note that this initial count value cannot be changed after the WatchDog mode is enabled.

The Terminal Count signal of a WatchDog could result in a pulse width that is equal to the count value loaded into the Image Register of Counter/Timer-2. The active high WatchDog pulse from Counter 2 is routed through the PPLD, enabling the user to inverse its polarity or implement any other logic before driving the WatchDog output on a user defined I/O pin. This signal could be used to drive a RESET pin or trigger a Non-Maskable interrupt on a processor. Once Counter/Timer-2 is set to the WatchDog mode, it cannot be reconfigured by software and it can get out of the WatchDog mode only by a RESET.


When the WatchDog is enabled in Power Down and Sleep modes, it remains active regardless of the state of bit 7 (TMR CLK) in Power Management Mode Register PMMR0.

The WatchDog mode is enabled by setting the WatchDog bit in the global command register. Setting up the command register for CTU2 is not required except when CTU3 is configured in pulse mode. In this case, bit 0 of the command register for CTU2 is set to "1".






US



Counter/Timer Operation (Cont.)



Wf

Counter/Timer Operation (Cont.)


Terminal Counts (TCs)

The terminal counts (TC0 – TC3) generated by the Counter/Timers are made available at Port E as outputs or as feedbacks to the ZPLD. Refer to Table 27a for pin assignments. The terminal counts can be used to concatenate the 16-bit Counter/Timers into a larger counter. Only the trailing edge of the TC signal can be used as input to another Counter/Timer. For example, concatenating CTU0 and CTU1 requires the following PPLD equation in the PSDabel file:

mc2tmr1 = !tc0;

In order for a TC signal to come out, its respective bit in the Port E Special Function Out Register must be set to 1. TC signals on Port E pins can be used as inputs to the ZPLD. A TC signal goes high for the duration of at least four CLKIN periods whenever it is corresponding Timer Counting-Register overflows or underflows.

Figure 42 gives the timing relationship between CLKIN and the TC signal.





NOTES: 1. Overflow occurs when a counter value changes from FFFFh to 0000h during incrementing. 2. Underflow occurs when a counter value changes from 0000h to FFFFh during decrementing.

Counter/Timer Clock Input

All Counter/Timers 0 through 3 have a common clock source. The Counter/Timers are clocked from the output of a highly flexible and high resolution Divisor unit. The Divisor's input is the external Clock input pin. The Divisor DIV is a number in the range of $4 \le$ DIV ≤ 280 . Refer to Table 22 for exact values of DIV for different clock values. Figure 43 details the ZPSD5XX Counter clock generation.

The Counter/Timer CLOCK input

where DIV = N * K and N = (4 + DLCY).

The value of K depends on the Scale-Bit (Bit 0 in the Global Command Register) in the "Global Command Register", K = 8 when Scale-Bit is set to 1 and K = 1 when Scale-Bit is set to 0. DLCY is the number of Delay Cycles in the range of $0 \le DLCY \le 31$ set up in the Delay Cycle Register. The fastest clock to service the Counter/Timer is = (Clock input / 4). The maximum External Clock input value is 28 MHz and the fastest internal count frequency is 7.0 MHz, i.e., a resolution of 143 ns. (Higher resolution can be achieved by using in conjunction with GPLD macrocells). The default value of DIV is 4 (following a reset both K and DLCY contain zeroes).

Counter/Timer Operation (Cont.)	Counter/Tin	ner Clock Inpu	ıt (Cont.)				
	Table 22. L	DLCY, Scale Bi	t and DIV to G	enera	ate Differen	t Clock Divisio	ons
,onc.)	DLCY	Scale Bit	DIV] [DLCY	Scale Bit	DIV
	0	0	4] [1	1	40
	1	0	5		2	1	48
	2	0	6		3	1	56
	3	0	7		4	1	64
	4	0	8		5	1	72
	5	0	9		6	1	80
	6	0	10		7	1	88
	7	0	11		8	1	96
	8	0	12		9	1	104
	9	0	13		10	1	112
	10	0	14		11	1	120
	11	0	15		12	1	128
	12	0	16		13	1	136
	13	0	17		14	1	144
	14	0	18		15	1	152
	15	0	19		16	1	160
	16	0	20		17	1	168
	17	0	21		18	1	176
	18	0	22		19	1	184
	19	0	23		20	1	192
	20	0	24		21	1	200
	21	0	25		22	1	208
	22	0	26		23	1	216
	23	0	27		24	1	224
	24	0	28		25	1	232
	25	0	29		26	1	240
	26	0	30		27	1	248
	27	0	31		28	1	256
	28	0	32		29	1	264
	29	0	33		30	1	272
	30	0	34		31	1	280
	31	0	35				

Sample Calculation of Timer Input Clock

External input clock to the ZPSD5XX is 8 MHz.


If required Counter/Timers 0 – 3 count frequency is 1 MHz then

The Counter/Timer CLOCK Input

$$1 \text{ MHz} = \frac{8 \text{ MHz}}{(\text{DIV})} \implies (\text{DIV}) = 8$$

Therefore from Table 22 when (DIV) = 8, the Scale-Bit in the "Global Command Register" is set to a 0 and the DLCY register to a value of 4.





Counter/Timer Registers Registers Registers Registers a Registers CNTR0,CNTR1,CNTR2 and CNTR3 serve as actual counting logic. Registers IMG0,IMG1,IMG2 and IMG3 serve as images of these Counter/Timers. Depending upon the selected mode of operation, a Counter can load a new value or transfer its content to the image register. Registers IMG0 - IMG3 and CNTR0 - CNTR3 are accessible to the Microcontroller only before setting the start bit (Bit 1 in the Global Command Register). When CNTR0-CNTR3 are active, the value in the read operation is not guaranteed to be stable and during a write operation there could be contention between the image register write and microcontroller write. Therefore the access of registers CNTR0-CNTR3 should be suspended when the Counter/Timers are active. Only IMG0, IMG1, IMG2 and IMG3 registers are accessible when the Counter/Timers are active.

Tables 23 and 23a give the address map for the various port and Counter/Timer-unit registers. This address offset map is of the host processor, relative to CSIOP (Chip Select Input Output Port) i.e. address space allocated by the host Microcontroller to access all the ZPSD5XX embedded peripherals.

Table 23a is for 16-bit Motorola Microcontrollers which require different address offsets.

Counter/Timer	
Registers	
(Cont.)	

Table 23. Offset Address Map of Counter/Timer-Unit Registers

Address Offset	Register Name	Address Offset	Register Name
+A9h	STATUS FLAGS	+A8h	GLOBAL COMMAND
		+A6h	DLCY
+A5h	SOFTWARE LOAD/STORE	+A4h	FREEZE COMMAND
+A3h	CMD3	+A2h	CMD2
+A1h	CMD1	+A0h	CMD0
+9Fh	CNTR3	+9Eh	CNTR3
+9Dh	CNTR2	+9Ch	CNTR2
+9Bh	CNTR1	+9Ah	CNTR1
+99h	CNTR0	+98h	CNTR0
+97h	IMG3	+96h	IMG3
+95h	IMG2	+94h	IMG2
+93h	IMG1	+92h	IMG1
+91h	IMG0	+90h	IMG0

Table 23a. Offset Address Map of Counter/Timer-Unit Registers

(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 23.)

Address Offset	Register Name	Address Offset	Register Name
+A8h	STATUS FLAGS	+A9h	GLOBAL COMMAND
		+A7h	DLCY
+A4h	SOFTWARE LOAD/STORE	+A5h	FREEZE COMMAND
+A2h	CMD3	+A3h	CMD2
+A0h	CMD1	+A1h	CMD0
+9Eh	CNTR3	+9Fh	CNTR3
+9Ch	CNTR2	+9Dh	CNTR2
+9Ah	CNTR1	+9Bh	CNTR1
+98h	CNTR0	+99h	CNTR0
+96h	IMG3	+97h	IMG3
+94h	IMG2	+95h	IMG2
+92h	IMG1	+93h	IMG1
+90h	IMG0	+91h	IMG0

Registers IMG0 through IMG3 are written to by the microcontroller to load the Counter/Timers with required values in Waveform, Pulse and WatchDog mode only. To retrieve the count or time in Event count or Time capture modes, Counter/Timers store their values into IMG0 through IMG3.

Any access to the Image Registers must conform to the Freeze/Freeze Acknowledge protocol, described later in the Freeze Command paragraph.



Global Command Register

This is used to specify the operation mode of the Counter/Timer and to start or stop the Counter/Timer. Therefore during the initialization of the Counter/Timer registers, the Global Command Register should always be configured last.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	Watch Dog	Global Mode	Counter Start	Scale

NOTE: * = Not used.

At RESET all bits come up as 0's.

Watch Dog Bit:	 When this bit is 0: Watch Dog mode is NOT selected. 1: Watch Dog Counter/Timer (Counter 2) is active. This bit can be turned off by RESET only.
	NOTE: Whenever this bit is set to 1, the COUNTER START bit should also be set to 1. Otherwise the Counter/Timer will always be off, i.e., once this bit is set, access to Counter 2 Registers and the Global Command Registers are blocked.
Global Mode Bit:	 When this bit is set to a 0: All Timers/Counters are set to Waveform or Pulse Mode. 1: All Timers/Counters are set to operate in Event Counter or Time Capture Mode.
	NOTE: Further selection of modes is done in individual CMD registers.
Counter Start Bit:	When this bit is set to 0: ALL CTUs are disabled and can be re-initialized. 1: ALL CTUs are enabled.
Scale Bit:	When this bit is set to0: The clock to all Counter/Timers is divided by 1.1: The clock to all Counter/Timers is divided by 8.

Command Registers for Counter/Timers CMD0, CMD1, CMD2, CMD3:

Each of the Counter/Timer units (CTU) has one Command Register associated with it. A description of these various CTU command bits is provided below. Refer to CSIOP Tables 23 and 24 for their addresses and selection details. Figure 44 describes the Command Register bits.

The following is the description of Counter/Timer0 CMD0 register bits. Bits in CMD1, CMD2 and CMD3 have similar descriptions. Refer to Figure 44 also.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Enable/ Disable Using Pin, PPLD Macrocell or Software	Software Gating Bit for Load/ Store cmd Using Pin or PPLD Macrocell	Pin/ PPLD Macrocell	Input Polarity	Output Polarity	Select Counter	Increment/ Decrement	Mode Select

NOTES: 1. At RESET these bits come up as 0s.

2. In WatchDog Mode, CMD2 register bits are Don't Cares.

Mode Select Bit (0):	 This bit selects the Counter/Timer0 operation mode. After RESET Counter/Timer0 initializes in waveform/event count mode. When this bit is set to 1: The Counter/Timer0 operates in Pulse/Time capture modes. 0: The Counter/Timer0 operates in Waveform/Event count modes.
	NOTE: See Table 24 for details of Timer mode set up.
Increment/Decrement Bit (1):	This bit is used to set the Counter/Timer in increment or decrement mode. The RESET state is Decrement mode. When this bit is set to 1: The Counter/Timer0 is in increment mode. 0: The Counter/Timer0 is in decrement mode.
	NOTE: In WatchDog mode Counter #2 is in decrement mode only.
Select Counter Bit (2):	This bit is used to select or deselect Counter/Timer0. At RESET this bit initializes as 0 which means Counter/Timer0 is deselected. When this bit is set to 1: Counter/Timer0 is selected (counting enabled). 0: Counter/Timer0 is deselected (counting disabled).


After a Counter/Timer is started by the Global Command Register, it can be re-configured by changing the individual Command Register. The steps to re-configure a Counter/Timer are:

- 1. Disable the Counter/Timer by writing a "0" to the Select Counter Bit (bit 2) of the Command Register.
- 2. Change the Counter/Timer configuration by writing the new value (bit 2 remains at "0") to the Command Register.
- 3. Enable the Counter/Timer again by writing the new value with bit 2 set to "1" to the Command Register.



Counter/Timer	Command Registers for Cou	nter/Timers CMD0, CMD1, CMD2, CMD3 (Cont.)
Registers (Cont.)	Output Polarity Bit (3):	This bit is valid only in Waveform or Pulse mode and is used to select the polarity of the Active output signal of the Counter/Timer0. At RESET this bit initializes as 0 which means the Active output state is LOW. When this bit is set to a 1: The Active output state is HIGH. 0: The Active output state is LOW.
	Input Polarity Bit (4):	The state of this bit determines the polarity of the Active input control signal to the Counter/Timer0 and is valid only for input pin. At RESET this bit initializes as 0 which means that the input Active is HIGH. When this bit is set to a
		 The input Active is LOW. The input Active is HIGH.
	Pin / PPLD Macrocell Bit (5):	This bit determines whether the Counter/Timer0 gets its input command for Load/Store and Enable/Disable from the ZPSD5XX PIN or from the PPLD macrocell output. At RESET this bit initializes as 0 which means that the input command is coming from the ZPSD5XX PPLD macrocell. When this bit is set to a
		 The Counter/Timer0 input command is coming from the PIN. The Counter/Timer0 input command is coming from the PPLD macrocell output.
	Software Gating Bit for Load/Store Commands (6):	This bit gates the Load/Store command activated by the ZPSD5XX PIN or PPLD macrocell. At RESET this bit initializes as 0 which means that the Load/Store command activated by the PIN or macrocell is permitted through. When this bit is set to
		 Load/Store operation activated by PIN or Macrocell is NOT permitted through.
		0: Load/Store operation activated by PIN or macrocell is permitted through. To further decide between the PIN and PPLD macrocell, use bit 5 (PIN/PPLD macrocell).
	Enable/Disable Using PIN, PPLD Macrocell or Software	This bit determines whether the Enable/Disable command is activated by the ZPSD5XX Pin, PPLD macrocell or by Software. At RESET this bit initializes as 0,
	Bit (7):	which means that the Enable/Disable command is activated by the PIN or PPLD macrocell. When this bit is set to
		 Enable/Disable command by PIN or macrocell is overridden by Software (only Bit 2 of this register will enable or disable the counter).
		0: Enable/Disable command is activated by PIN or Macrocell output. To further decide between the PIN and PPLD macrocell use bit 5 (PIN / PPLD macrocell bit).

-775-



Configuring the Mode of Operation of the Counter/Timers:

Using the GLOBAL MODE bit of the Global Command register and MODE SELECT bit of the Command register of Counter/Timers 0–3, individual Counter/Timer modes of operation can be set up. Refer to Table 24. Notice that all the Counter/Timers can either operate in Waveform/Pulse or Event Count/Time Capture modes, but not in all four modes at the same time.

Global Mode Bit (Global Command Register)	Mode Select Bit (Command Registers of Counter/Timers 0 Ð 3 CMD0, CMD1, CMD2 and CMD3)	<i>Modes of Counter/Timers 0, 1 and 3</i>	<i>Modes of Counter/Timer2</i>	
0	0	Waveform	Waveform or WatchDog	
0	1	Pulse	Pulse or WatchDog	
1	0	Event Counter	WatchDog Only	
1	1	Time Capture	WatchDog Only	

Freeze Command Register

When a Microcontroller needs to access the contents of the Image Registers (IMG0-IMG3) it does so by first setting the Command Register Freeze bit in order to disable the timer state-machine accesses of the Image Register. The Microcontroller waits for the Freeze Acknowledge bit in the Counter/Timer Status Register to be set to 1 and then it accesses the Image Register as an address location. The freeze acknowledge signal effectively guarantees stable Image Register data during Microcontroller read/write cycles even though the Counter/Timer continues to count. The Freeze Acknowledge bit gets cleared after the negation of Freeze. The Freeze Command bits are set and cleared by the microcontroller software.

The Freeze Command Register and the software Load/Store Register should not be set at the same time. It is recommended that the registers be accessed individually.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	Freeze CTU3	Freeze CTU2	Freeze CTU1	Freeze CTU0

NOTE: * = Not used.

Software Load/Store Register:

Each bit in this register enables a load to the corresponding Counter/Timer from its associated Image Register in Waveform, Pulse or WatchDog modes. The actual counts are stored in their corresponding Image Register in event Counter or time capture modes.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	Software Load/Store 3	Software Load/Store 2	Software Load/Store 1	Software Load/Store 0

NOTE: * = Not used.

Software Load/Store 0 Bit:	If this bit is set to 1: Counter/Timer0 CNTR0 gets loaded from the Image Register IMG0 or CNTR0 stores into IMG0 based on the mode of operation**.
Software Load/Store 1 Bit:	If this bit is set to 1: Counter/Timer1 CNTR1 gets loaded from the Image Register IMG1 or CNTR1 stores into IMG1 based on the mode of operation**.
Software Load/Store 2 Bit:	If this bit is set to 1: Counter/Timer2 CNTR2 gets loaded from the Image Register IMG2.
Software Load/Store 3 Bit:	If this bit is set to 1: Counter/Timer3 CNTR3 gets loaded from the Image Register IMG3 or CNTR3 stores into IMG3 based on the mode of operation**.

Store operation takes place in Event Count and Time Capture mode.

The Software load/store bits are automatically cleared by the served Counter.

In addition to four CTU registers, there are delay cycle and Counter/Timer status registers. These are summarized on the following pages.

Status Flags Register

There are eight READ-ONLY status flags. The lower four bits represent Freeze Acknowledge bits.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	FrezAck3	FrezAck2	FrezAck1	FrezAck0

NOTES: At RESET all these bits intialize as 0's.

* = Not used.

FrezAck Bits

These Freeze Acknowledge bits are useful in the Freeze/Freeze Acknowledge protocol. After the Microcontroller senses that the FrezAck bit is being set it proceeds to access the Image Register for a read or write operation.

FrezAck0 Bit:	 When this bit is 1: Image Register Access is granted. 0: Image Register Access is not granted.
FrezAck1 Bit:	When this bit is 1: Image Register Access is granted. 0: Image Register Access is not granted.
FrezAck2 Bit:	When this bit is 1: Image Register Access is granted. 0: Image Register Access is not granted.
FrezAck3 Bit:	When this bit is1: Image Register Access is granted.0: Image Register Access is not granted.

DLCY Register:

Bits <4:0> of the DLCY register are used to assign Delay Cycles to the Counter/Timer. Various Clock Scaling values possible are 0 through 31 (decimal).

At RESET these bits initialize as 0. If necessary, the user has the option to set these bits up to generate Delay Cycles (DLCY) to scale down the Counter/Timer clock (see Table 24).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	DLCY4	DLCY3	DLCY2	DLCY1	DLCY0

us

NOTE: * = Not used.

Load/Store

The Load operation transacts an Image Register (e.g. IMG0) write into its Counter/Timer Register (e.g. CNTR0), whereas in the Store operation the Counter/Timer Register (e.g. CNTR0) writes back into the Image Register (e.g. IMG0).

These signals are valid only when a Counter/timer is active. They are rising edge sensitive and are used to Load a Counter with a required value or to Store the Counter value in the associated Image Register.

In Waveform, Pulse and WatchDog modes the microcontroller writes into an Image Register. The respective Counter/Timer uses that value as its initial counting value. The data transfer operation from an Image Register into its corresponding counter is called LOAD. In Event Counting and Time Capture modes the Counter/Timer counts event pulses or timer clock cycles, respectively. An external event or a software command can cause a data transfer from the counting element into its Image Register. This operation is defined as STORE.

These operations are triggered by:

- Software command
- □ Terminal count (in Waveform mode only)
- □ PPLD macrocell output
- Input Pin

Refer to Counter/Timer Command Register and Figure 44 for specific details.

Enable/Disable

These signals are used to enable or disable the counting of the Counter/Timers. These signals are controlled by:

- □ Software command (Bits 2 and 7 of the Command Registers).
- PPLD macrocell output
- Input Pin

Event Count Mode:

In Event Count mode the Enable/Disable signal is edge sensitive and is connected to the event input signal through the PPLD or pin. In Time Capture mode the Enable/Disable signal can be set by a software command only.

Refer to Counter/Timer Command Register and Figure 44 for specific details.

Counter/Timer Input/Output

Each Counter can use individual control inputs in port E as input Load/Store or Enable/Disable signals, and Counter/Timer outputs in port A or port B by selecting alternate and special functions on the pins assigned to them. The outputs are used in waveform and pulse modes in which the Counters generate output waveforms or pulses. The inputs can be used in all modes of operation except WatchDog to create the LOAD/STORE and/or ENABLE/DISABLE control signals. Port E can be configured as outputs for Terminal Count. Terminal Count is also available as ZPLD inputs (via pin feedback). Refer to Tables 25, 26 and 27 for further details and configuration of these ports.

PPLD Macrocell

The enable/disable or load/store inputs of each Counter/Timer can be selected through a PPLD macrocell, whose inputs are two product terms PTT0 and PTT1 from the PPLD's AND-array. The polarity of the PPLD macrocell output is programmable. The output of the PPLD macrocell which is the enable/disable and/or Load/Store input to the Counter/Timer can be in a Combinatorial mode or Register mode. Figure 45 shows the details of the PPLD macrocell. Refer to the "ZPLD" section for further information on the PPLD.



Figure 45. PPLD Macrocell For Each Counter/Timer

COUNTER/ TIMER *These are four similar Macrocells with outputs MC2TMR[3:0] BIT 5 OF COMMAND REGISTER TIMER_CLOCK (PRESCALED CLK) PIN OR MACROCELL SELECT NUT MUX MC2TMR* I I I I COMB / REG SELECT I 1 .abl FILE I I MUX I I L I I I L L Ø ıØ I I R υ L ۵ I I I L L I L T L I I L T POLARITY SELECT TIMER [3:0]_IN I Т WDOG2PLD (INTERNAL FEEDBACK) I I I Т L Т I L PTT-0 PT T-1 AND ARRAY TIMER INPUT PIN \square RESET CLKIN ZPLD INPUT BUS

US

I/O Đ Port A, B, E

Ports A, B and E have the capabilities for counter/timer alternate and special functions, e.g. Counter/Timer out, load/store, enable/disable, etc. Refer also to the chapter on I/O ports for further details.

Special Function Assignment

Port A:

Timer outputs in Pulse or Waveform modes can be tapped out of these pins: PA0 – PA3. In order for the following timer outputs to drive their corresponding port pins, set the respective bits in the Special Function Register of Port A to ones.

Table 25.

Port Pin	Special Function Out
PA0	Timer0_out
PA1	Timer1_out
PA2	Timer2_out
PA3	Timer3_out

Port B:

Timer outputs in Pulse or Waveform modes can be tapped out of these pins: PB0 – PB3. In order for the following timer outputs to drive their corresponding port pins, set the respective bits in the Special Function Register of Port B to ones.

Table 26.

Port Pin	Special Function Out
PB0	Timer0_out
PB1	Timer1_out (in Pulse Mode Only)
PB2	Timer2_out
PB3	Timer3_out (in Pulse Mode Only)

The decision which of Port A or B pins are used as timer outputs is done by the PSDsoft fitter.



I/O Đ Port A, B, E (Cont.)

Port E:

Timer[3:0]_inputs can have different control functions such as timer LOAD/STORE and/or ENABLE/DISABLE, based on how these pins are configured in the Timer Command Registers.

Table 27.

Port Pin	Alternate Function In
PE3	Timer0_in
PE4	Timer1_in
PE5	Timer2_in
PE6	Timer3_in

The Terminal Counts (TC0 – TC3) generated by each Counter/Timer are available at Port E (pins PE4 – PE7) as shown in Table 27a.

Table 27a.

Port Pin	Special Function Out
PE4	TC0
PE5	TC1
PE6	TC2
PE7	TC3

To Connect TC0 – TC3 to Port E pins, set the corresponding bits in the Special Function Register to "1".

Sample Counter/Timer0 Initialization In PULSE Mode

Following is a sample initialization routine for Counter/Timer0 to operate in PULSE mode. The assembly language commands do not correspond to any particular microcontroller. Configure CSIOP for Microcontroller access to Counter/Timer registers and I/O ports for initialization of Counter/Timers. For the values of each register, refer to Tables 30 and 31.

Use PSDsoft supplied by WSI to configure the portion related to Counter/Timers. Also refer to the Section on the ZPSD5XX I/O Ports.

Clear All Counter/Timers

LOAD CNTR0, 0000h	; Clear Counter/Timer 0
LOAD CNTR1, 0000h	; Clear Counter/Timer 1
LOAD CNTR2, 0000h	; Clear Counter/Timer 2
LOAD CNTR3, 0000h	; Clear Counter/Timer 3

Scaling of Clock (common to all Counter/Timers)

LOAD DLCY, 02h	;Delay Cycles(DLCY) = 2, k value is selected in
	;Global Register by setting Scale-Bit

Counter/Timer 0 Initialization (Command Register0 CMD0)

LOAD CMD0, 6Fh	;Pulse mode (D0 = 1) ;Increment (D1 = 1) ;Select Counter/Timer (D2 = 1) ;Output Pulse Active High (D3 = 1) ;Load Signal on Input pin High going transition (D4 = 0) ;Input control from PIN (not PPLD macrocell) (D5 = 1) ;Load&Store control activated by Pin (D6 = 0) ;Enable count (D7 = 1)
LOAD IMG0,FFF7h	;Load Counter/Timer0 Image Register with count (pulse width) ;needed (pulse duration of 8 timer clock cycles)
LOAD Special Reg A,1	;Configure PA0 as A timer = 0 output by writing a "1" to Port A ;Special Function Register

Global Register Configuration

LOAD Global, 03h	;Non WatchDog mode
	;Pulse mode
	;All CTUs enabled
	;Scale-Bit = 1
	Input clock is divided by 6;

Now if Pin PE3 on port E is input with a high going signal:

- This signal causes Counter/Timer0 to get a value (FFF7h) loaded from its associated image register (IMG0) and causes the Counter/Timer0 to start counting from FFF7h (increment) until it overflows and issues a Terminal Count0 (TC0).
- During counting Port A pin (PA0) outputs a high going one-shot pulse with a width equal to (Max count possible – initial count value loaded, i.e. 8 timer clock cycles in this example).
- □ If the interrupt controller is configured to receive TC0, it will cause the interrupt INT0 to occur.

Interrupt Controller

General Description

The ZPSD5XX includes logic for sensing, masking, priority decoding and identifying up to eight internal interrupts. The ZPSD5XX interrupt controller can generate interrupts from two dedicated PPLD product terms, two PPLD Macrocell outputs and four terminal-count outputs of the Counter/Timer unit.

The four interrupts generated by the PPLD can be user defined using the WSI PSDsoft Windows compatible PC based software. Figure 46 details the basic building blocks of the ZPSD5XX Interrupt Controller and Figure 47 shows its interface with other sections of the ZPSD5XX.

Features

The ZPSD5XX interrupt controller has the following features:

- □ Can accept eight interrupt inputs
- PPLD product terms, PPLD Macrocell outputs and Terminal Counts (TCs) of Counter/Timers can cause interrupts.
- □ Interrupts generated from the PPLD can be user defined.
- □ All interrupt inputs are priority decoded, IR7 has highest priority and IR0 the lowest priority.
- □ Each interrupt can be configured as either EDGE or LEVEL sensitive using the EDGE/LEVEL register.
- □ Each interrupt can be individually masked using a mask register.
- □ At RESET all interrupts are MASKED.
- □ Interrupt Request Latch provides the status of all interrupts.
- □ Reading an Interrupt vector location clears the corresponding pending interrupt.
- Any of these interrupts trigger a GLOBAL interrupt output available as an output at port E (PE2) and/or as an input to the PPLD.

Interrupt Operation


On RESET all Registers and Latches are cleared and all interrupts are masked. During initialization of the interrupt controller, relevant interrupts are un-masked and defined whether EDGE or LEVEL sensitive. When one or more interrupts are raised high, the "interrupt request latch" latches in all the non-masked interrupts. A 3-bit priority encoder assigns the priority to the non-masked pending interrupts. The MCU (microcontroller) can clear the Edge-sensitive pending interrupts by reading the "Interrupt Read Clear Register". Level-sensitive interrupts continue to be pending even after the MCU reads the "Interrupt Read Clear Register". The MCU would typically service each interrupt in sequence according to priority. Refer to Table 28 regarding priorities of various interrupts. Any of these interrupts trigger a GLOBAL interrupt output available as an input to the PPLD (INTR2PLD) and as output at port E (PE2). Refer to Figures 46 and 47 for details of the interrupt architecture.

Interrupt	Priority
IR 7	HIGHEST
IR 6	٨
IR 5	٨
IR 4	Λ
IR 3	Λ
IR 2	Λ
IR 1	٨
IR 0	LOWEST

Table 28. Interrupt Priority Table




Figure 46. Interrupt Controller Block Diagram



US



Interrupt Controller (Cont.)



US

Interrupt Operation (Cont.)

Command Registers

All the eight interrupts can be individually masked using a mask register. Writing "ones" into these mask bits enables the associated interrupts. RESET masks all interrupts. Interrupts can also be defined as either LEVEL sensitive or EDGE sensitive using a sensitivity bit in the interrupt edge/level sensitivity select register.

Tables 29 and 29a give the address map for various port and interrupt Command/Status Registers. This address offset map is of the host processor, relative to the CSIOP (Chip Select Input Output Port) i.e., address space allocated by the host Microcontroller to access all the PSD embedded peripherals.

Address Offset	Register Name	Address Offset	Register Name
		+D4h	Interrupt Read Clear
+D3h	Interrupt Mask	+D2h	Interrupt Edge/Level Select
+D1h	Interrupt Request Latch	+D0h	Interrupt Priority Status

Table 29. Offset Address Map of Interrupt Registers

Table 29a. Offset Address Map of Interrupt Registers

(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 29.)

Address Offset	Register Name	Address Offset	Register Name
		+D5h	Interrupt Read Clear
+D2h	Interrupt Mask	+D3h	Interrupt Edge/Level Select
+D0h	Interrupt Request Latch	+D1h	Interrupt Priority Status

The Interrupt Registers listed in Tables 29 and 29a are described below.

Interrupt Mask Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mask7	Mask6	Mask5	Mask4	Mask3	Mask2	Mask1	Mask0

Bits mask 0 ... mask 7 correspond to interrupt 0 ... interrupt 7. When these bits are set to

- 1 = Unmasked
- 0 = Masked

At RESET these bits initialize as 0 and all interrupts are masked.

Interrupt Operation (Cont.)

Interrupt Edge/Level Select Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sense7	Sense6	Sense5	Sense4	Sense3	Sense2	Sense1	Sense0

Bits sense 0 ... sense 7 correspond to interrupt 0 ... interrupt 7.

When these bits are set to

1 = LEVEL sensitive

0 = EDGE sensitive (positive edge)

At RESET these bits initialize as 0 i.e., all interrupts come up as Edge sensitive.

Interrupt Read Clear Register

This is a read only register. Reading this register during initialization clears all the pending edge sensitive interrupts.

Interrupt Request Latch Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ir 7	ir 6	ir 5	ir 4	ir 3	ir 2	ir 1	ir O

Bits ir 0...ir 7 correspond to interrupt 0 ... interrupt 7.

When any of these bits are set by the interrupt controller to a "1", the corresponding Interrupt is pending service.

The MCU can read the interrupt request latch which shows the status of all interrupts. The entire interrupt request latch can be cleared by reading the Interrupt Read Clear Register, but Level sensitive interrupts cannot be cleared.

Interrupt Priority Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	vect 2	vect 1	vect 0

NOTE: * = Reserved for future use, bits set to zero.

The value of these 3 bits (vect2, vect1 and vect0) indicates the highest priority of the interrupt to be serviced among multiple interrupts pending. Refer to the table above for priorities of various interrupts. Reading this register clears the highest pending interrupt.

Interrupt Operation (Cont.)

Input/Output

Interrupt inputs INT4 and INT5 originate from two dedicated PPLD product terms PT2INT4 and PT2INT5. Interrupt inputs INT6 and INT7 originate from the outputs of the PPLD Macrocells MC2INT6 and MC2INT7 as described in the next section and the remaining interrupt inputs INT0 through INT3 originate from four Terminal-Count (TC) outputs of the Counter/Timers. If an External event has to cause an interrupt in the PSD5XX, it has to be routed through the PPLD.

Regarding output from the Interrupt Controller, whenever an unmasked interrupt occurs, a Global Interrupt signal is generated. The Global Interrupt signal can be used as a ZPLD input (INTR2PLD). Refer to Figure 46 for details. It can also be driven off the chip by using the special-function out capability of Port E (PE2) as INTR_OUT. In either case, the Global Interrupt indicates to the MCU that an internal PSD5XX interrupt has occurred. Refer to the section on I/O ports for specific details of setting up the port functions.

PPLD Macrocell


Interrupt inputs INT6 and INT7 originate two dedicated PPLD Macrocells. Each of these PPLD Macrocells have two product terms as inputs that are inputted into a PPLD Macrocell as shown in Figure 48. The outputs of both PPLD Macrocells MC2INT6 and MC2INT7 are either Combinatorial or Register mode. The polarity of the product terms is programmable. Refer to the section on "ZPLD" for further reference on the PPLD.

Interrupt Flowchart


The flowchart in Figure 49 explains the overall initialization and the servicing of the interrupts.







Wf



US

System Configuration

The CSIOP signal, which is generated by the DPLD, selects the internal I/O devices or registers. The CSIOP signal takes up 256 bytes of address space and is defined by the user in the PSDSoft Software. The following is an address offset map for the various devices relative to the CSIOP base address.

Some Motorola 16-bit microcontrollers have different data bus/data byte orientation. This requires a different address offset for the internal PSD5XX I/O devices or registers. Tables 30a and 31a in this section are for this group of microcontrollers which include the M68HC16, M68302 and M683XX.

	Address Offset					
Register Name	Port A	Port B	Port C	Port D	Port E	
Data In	00	01	10	11	20	
Control	02	03	12	13	22	
Data Out	04	05	14	15	24	
Direction	06	07	16	17	26	
Open Drain			18	19		
Special Function	08	09			28	
PLD – I/O	0A	0B			2A	
Macrocell Out	0C	0D			2C	

Table 30. I/O Register Address Offset

Table 30a. I/O Register Address Offset

(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 30.)

	Address Offset					
Register Name	Port A	Port B	Port C	Port D	Port E	
Data In	01	00	11	10	21	
Control	03	02	13	12	23	
Data Out	05	04	15	14	25	
Direction	07	06	17	16	27	
Open Drain			19	18		
Special Function	09	08			29	
PLD – I/O	0B	0A			2B	
Macrocell Out	0D	0C			2D	

us

The following table is the address map offset of registers for the I/O ports.

System Configuration (Cont.)

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E0
		INTR. READ CLEAR	D4
INTR. MASK	D3	INTR. EDGE/LEVEL	D2
INTR. REQUEST LATCH	D1	INTR. PRIORITY STATUS	D0
		VM	C0
PMMR1	B1	PMMR0	B0
STATUS FLAGS	A9	GLOBAL COMMAND	A8
		DLCY	A6
SOFTWARE LOAD/STORE	A5	FREEZE COMMAND	A4
CMD3	A3	CMD2	A2
CMD1	A1	CMD0	A0
CNTR3	9F	CNTR3	9E
CNTR2	9D	CNTR2	9C
CNTR1	9B	CNTR1	9A
CNTR0	99	CNTR0	98
IMG3	97	IMG3	96
IMG2	95	IMG2	94
IMG1	93	IMG1	92
IMG0	91	IMG0	90

Table 31. Other Register Address Offset



System Configuration (Cont.)

Table 31a. Other Register Address Offset (For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 31.)

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E1
		INTR. READ CLEAR	D5
INTR. MASK	D2	INTR. EDGE/LEVEL	D3
INTR. REQUEST LATCH	D0	INTR. PRIORITY STATUS	D1
		VM	C1
PMMR1	B0	PMMR0	B1
STATUS FLAGS	A8	GLOBAL COMMAND	A9
		DLCY	A7
SOFTWARE LOAD/STORE	A4	FREEZE COMMAND	A5
CMD3	A2	CMD2	A3
CMD1	A0	CMD0	A1
CNTR3	9E	CNTR3	9F
CNTR2	9C	CNTR2	9D
CNTR1	9A	CNTR1	9B
CNTR0	98	CNTR0	99
IMG3	96	IMG3	97
IMG2	94	IMG2	95
IMG1	92	IMG1	93
IMG0	90	IMG0	91

Table 32. I/O Register Function

Register Name	Register Function
Data In	This Register is used to read the input on the port pins.
Control	A "0" sets the corresponding port pin in Address Out Mode. A "1" sets the pin in MCU I/O Mode.
Data Out	Holds the output data in the MCU I/O Mode.
Direction	This register is used to control the data flow in the I/O ports. A "0" sets the corresponding pin as an input pin. A "1" sets the pin as an output pin.
Open Drain	A "0" sets the corresponding pin driver as a CMOS driver. A "1" sets the pin driver as an Open Drain Driver.
Special Function	A "1" sets the corresponding port pin as Timer or Interrupt Output.
PLD – I/O	A read only status register; a "1" indicates the corresponding pin is configured as a PLD pin.
Macrocell Out	This register holds the outputs of the GPLD macrocells.



System Configuration (Cont.)

Table 33. Other Register Function

Register Name	Register Function
PAGE REGISTER	A 4-bit register that supports paging.
INTR. READ CLEAR	Reading this register clears all the pending edge sensitive interrupts.
INTR. EDGE/LEVEL	Define interrupt input as level or edge sensitive.
INTR. MASK	Mask selected interrupt input.
INTR. REQUEST LATCH	A "1" in this register indicates the corresponding interrupt is pending.
INTR. PRIORITY STATUS	This register indicates which pending interrupt has the highest priority.
VM	 Configures the ZPSD5XX SRAM to be accessed by "PSEN" as program space (8031 design).
	2. Enables the Peripheral I/O Mode of Port A.
PMMR0 PMMR1	Power management registers; enable the ZPSD5XX Power Down Mode and other power saving configurations.
STATUS FLAGS	Counter/Timer Freeze Acknowledge bits.
GLOBAL COMMAND	Specifies the Counter/Timer operation mode; and to start or stop the Counter/Timers.
DLCY	Specifies the delay cycles to the Counter/Timers.
SOFTWARE LOAD/STORE	This register enables a load (to the Counter/Timer) or store (in the Image Register) operation.
FREEZE COMMAND	This register disables the timer state-machine before access to the Image Register is allowed.
CMD3 – 0	Command Registers for the configuration of the Counter/Timers.
CNTR3 – 0	The four 16-bit Counter/Timers.
IMG3 – 0	The Image Registers for CNTR3 – 0.

WII

System Configuration (Cont.)

Reset Input

The reset input to the PSD5XX (RESET) is an active low signal which resets some of the internal devices and configuration registers. The Timing Diagram in the AC/DC characterization section shows the reset signal timing requirement. The active low range has a minimum T1 duration. After the rising edge of RESET, the PSD5XX remains in reset during T2 range. (See Figure 60). The ZPSD5XX must be reset at power up before it can be used.

ZPLD and Memory During Reset

While the Reset Input is active, the ZPLD generates outputs as defined in the PSDabel equations. The EPROM and SRAM blocks respond to the microcontroller bus cycle during reset, but the data is not guaranteed.

Register Values During and After Reset

Table 34 summarizes the status of the volatile register values during and after reset. The default values of the volatile registers are "0" after reset.

ZPLD Macrocell Initialization

The D flip flops in the macrocells in the GPLD can be cleared by:

- A product term (.RE) defined by the user, in PSDabel or
- □ The MACRO-RST (Reset) input, enabled and defined in PSDabel.

The Timer and Interrupt Controller macrocells in the PPLD are always cleared by the Reset input.

Register Name	Device	Reset State
Control	Port A, B, C, D, E	Set to "0" (Address Out Mode)
Data Out (data or address)	Port A, B, C, D, E	Set to "0"
Direction	Port A, B, C, D, E	Set to "0" – Input Mode
Open Drain	Port C, D	Set to "0" – CMOS Outputs
Page Register	Page Logic	Set to "0"
PMMR0, PMMR1	Power Management Unit	Set to "0"
VM	Volatile Memory	Set to "0"
DLCY	Timer	Set to "0"
CMD0 – CMD3	Timer	Set to "0", Clear
Status Flags	Timer	Set to "0", Clear
Global Command	Timer	Set to "0", Clear
IMG0 – IMG3, CNTR0 – CNTR3	Timer	Undefined
Interrupt	Interrupt Controller	Set to "0", Disabled

Table 34. Registers Reset Values

Table 35. I/O Pin Status During Reset and Standby Mode

Port Configuration	Reset	Standby Mode
Port I/O	Input	Unchanged
ZPLD Output	Active	Depend on Inputs to the ZPLD
Address Out	Tri-stated	Not Defined
Data Port	Tri-stated	Tri-stated
Special Function Out	Tri-stated	Depending on Status of Clock Input to the Counter/Timer
Peripheral I/O	Tri-stated	Tri-state



Absolute Maximum Ratings

Symbol	Parameter	Condition	Min	Max	Unit
T _{STG}	Storage Temperature	CLDCC	- 65	+ 150	°C
' STG	Storage temperature	PLDCC	- 65	+ 125	°C
		Commercial	0	+ 70	°C
	Operating Temperature	Industrial	- 40	+ 85	°C
		Military	- 55	+ 125	°C
	Voltage on any Pin	With Respect to GND	- 0.6	+ 7	V
V _{PP}	Programming Supply Voltage	With Respect to GND	- 0.6	+ 14	V
V _{CC}	Supply Voltage	With Respect to GND	- 0.6	+ 7	V
	ESD Protection		>2000		V

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

<i>Operating Range</i>	Range	Temperature	
	Commercial	0° C to +70°C	
	Industrial	-40° C to +85°C	
	Militarty	–55° C to +125°C	
	Industrial	-40° C to +85°C	

Recommended Operating	Symbol	Parameter	Condition	Min	Тур	Max	Unit
Conditions	V _{CC}	Supply Voltage	All Speeds	4.5	5	5.5	V
	V _{CC}	Supply Voltage	PSD5XXV Versions Only, All Speeds	2.7	3.0	5.5	V

AC/DC Parameters

The following tables describe the AC/DC parameters of the PSD5XX family:

DC Electrical Specification

- See page 7-142 for CMiser Errata.
- AC Timing Specification
 - ZPLD Timing
 - Combinatorial Delays
 - Synchronous Clock Mode
 - Asynchronous Clock Mode
 - Microcontroller Timing
 - Read Timing
 - Write Timing
 - Peripheral Mode Timing
 - Power Down and Reset Timing
 - PSD5XX Specific Timings
 - Counter/Timer Timing
 - Interrupt Controller Timing

Following are some issues concerning the parameters presented:

- □ In the DC specification, the Supply Current is given for different modes of operation. Before calculating the total power consumption, determine the percentage of time that the PSD5XX is in each mode. Also the current is considerably different if the ZPLD_TURBO bit is "OFF" and EPROM_CMISER is "ON".
- □ The AC power component provides the ZPLD, EPROM, SRAM and TIMER mA/MHz specification. Figures 50 and 50a show the ZPLD mA/MHz as a function of the number of Product Terms (PT) used.
- □ In the ZPLD timing parameters add the required delay when ZPLD_TURBO is "OFF".
- □ In the MCU timing specification, add the required time delay when EPROM_CMISER is "ON".

AC/DC *Figure 50.* ZPLD I_{CC} /Frequency Consumption (5 V ± 10%) **Parameters** (Cont.) PT100% PT25% 120 100 TURBO ON 80





Figure 50a. ZPLD I_{CC}/Frequency Consumption (2.7 $\lor \pm$ 10%)

US



DC Characteristics

(5 V ± 10% Versions)

Symbol	Pai	rameter	Conditions	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		All Speeds	4.5	5	5.5	V
V _{IH}	High Level Input V	oltage	4.5 V < V _{CC} < 5.5 V	2		V _{CC} +.5	V
V _{IL}	Low Level Input V	oltage	4.5 V < V _{CC} < 5.5 V	-0.5		0.8	V
V _{IH1}	Reset High Level	Input Voltage	(Note 1)	.8 V _{CC}		V _{CC} +.5	V
V _{IL1}	Reset Low Level I	nput Voltage	(Note 1)	5		.2 V _{CC} –.1	V
V _{HYS}	Reset Pin Hystere	sis		0.3			V
V _{OL}	Output Low Voltag	10	$I_{OL} = 20 \ \mu A, \ V_{CC} = 4.5 \ V$		0.01	0.1	V
VOL			$I_{OL} = 8 \text{ mA}, V_{CC} = 4.5 \text{ V}$		0.15	0.45	V
V _{OH}	Output High Volta	ne	$I_{OH} = -20 \ \mu A, \ V_{CC} = 4.5 \ V$	4.4	4.49		V
∙он	Output high voltag	Je	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	2.4	3.9		V
V _{SBY}	SRAM Standby Vo	oltage		2.7		V _{CC}	V
I _{SBY}	SRAM Standby C	urrent	$V_{CC} = 0 V$		0.5	1	μA
I _{IDLE}	Idle Current (V _{STB}	_Y Pin)	V _{CC} > V _{SBY}	-0.1		0.1	μA
V _{DF}	SRAM Data Reter	ntion Voltage	Only on V _{STBY}	2			V
lep	Standby Supply	Power Down Mode	CSI >V _{CC} 3 V (Note 2)		25	50	μA
.35	Current	Sleep Mode	CSI >V _{CC} 3 V (Note 3)		10	20	μA
I _{SB} I _{LI}	Input Leakage Cu	rrent	$V_{SS} < V_{IN} < V_{CC}$	-1	±.1	1	μA
I _{LO}	Current Sleep Mode Input Leakage Current Output Leakage Current		0.45 < V _{IN} < V _{CC}	-10	±5	10	μA
I _{CC} (DC)	Operating	ZPLD Only	ZPLD_TURBO = OFF, f = 0 MHz (Note 4)				
(Note 4a)	Supply Current		ZPLD_TURBO = ON, f = 0 MHz		400	700	µA/PT
	ZPLD AC Base		(Note 4)				
	EPROM AC Adde	r	CMiser = ON (8-Bit Bus Mode)		0.8	2	mA/MHz
. (10)			All Other Cases		1.8	4	mA/MH:
I _{CC} (AC) (Note 4a)			CMiser = ON and 8-Bit Bus Mode		1.4	2.7	mA/MHz
	SRAM AC Adder		CMiser = ON and 16-Bit Bus MoDe		2	4	mA/MH:
			CMiser = OFF		3.8	7.5	mA/MH:

NOTES: 1. <u>Reset input has hysteresis.</u> V_{IL1} is valid at or below .2V_{CC} -.1. V_{IH1} is valid at or above .8V_{CC}.
 2. CSI deselected or internal PD is active.
 3. Sleep mode bit is set and internal PD is active.
 4. See ZPLD ICC/Frequency Power Consumption graph for details.
 4a. I_{OUT} = 0 mA.

AC/DC Parameters Đ ZPLD Timing Parameters

(5 V ± 10% Versions)

Combinat	<i>Combinatorial Delays</i> (5 V ± 10%)													
			02-	0	06-	0	-12	2	-15	10	-20	0		
Symbol	Parameter	Conditions	Min	Мах	ZPLD_IUKBO OFF*	Unit								
t _{PD}	I/O Input or Feedback to Combinatorial Output	Port B, E		25		30		32		34		35	Add 10	ns
trpd	Registered Input to Combinatorial Output	(Note 5)		27		32		34		36		37	Add 10	su
t _{EA}	Input to Output Enable	Any Input		25		28		30		32		33	Add 10	su
t _{ER}	Input to Output Disable	Any Input		25		28		30		32		33	Add 10	su
tarp	Register Clear or Preset Delay	Any Input		27		30		32		34		35	Add 10	su
tarpw	Register Clear or Preset Pulse Width	Any Input	20		25		28		29		30			ns
tard	Array Delay			16		18		20		22		24		su

US

NOTE: 5. Ports A, C, D and latched address from ADIO (A0, A1, A8 – A15).

ZPSD5XX Family

AC/DC Parameters Đ ZPLD Timing Parameters

(5 V ± 10% Versions)

Synchron	Synchronous Clock Mode $(5 \vee \pm 10\%)$	10%)												
			-70	0	06-		-12	_	-15		-20			
Symbol	Parameter	Conditions	Min	Мах	ZPLD_TURBO OFF*	Unit								
	Maximum Frequency External Feedback	1/(t _S + t _{CO})		30.30		27.03		25.00		23.81		22.22		MHz
f _{MAX}	Maximum Frequency Internal Feedback (f _{CNT})	1/(ts+t _{co} -10)		43.48		37.04		33.33		31.25		28.57		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		50.00		41.67		35.71		33.33		31.25		MHz
ts	Input Setup Time	Any Input	15		17		19		20		21		Add 10	su
t _H	Input Hold Time	Any Input	0		0		0		0		0		0	su
tcH	Clock High Time	Clock Input	10		12		14		15		16		0	su
tcL	Clock Low Time	Clock Input	10		12		14		15		16		0	su
tco	Clock to Output Delay	Clock Input		18		20		21		22		24	0	su
tard	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		22		24	0	su
t _{MIN}	Minimum Clock Period	t _{CH} + t _{CL}	20		24		28		29		29		0	su
]

US

*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameter.

*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameter.

(5 V ± 10% Versions)

Parameters **Đ** ZPLD Timing Parameters

AC/DC

Asynchro	Asynchronous Clock Mode ($5 V \pm 10\%$),	'± 10%, Note 6)												
			-70	0	-90		-12		-15		-20			
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	2PLD_ I UKBO OFF*	Unit
	Maximum Frequency External Feedback	1/(t _{SA} + t _{COA})		26.32		25.00		21.74		20.41		19.61		MHz
fmaxa	Maximum Frequency Internal Feedback (f _{CNTA})	1/(t _{SA} +t _{COA} -10) (Note 6)		35.71		33.33		27.78		25.64		24.39		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		41.67		41.67		35.71		33.33		31.25		MHz
tsA	Input Setup Time	Any Input	∞		ω		10		12		13		Add 10	su
t _{HA}	Input Hold Time	Any Input	ω		ω		10		12		13		0	su
tcha	Clock High Time	Any Input	12		12		14		15		16		0	su
tcLA	Clock Low Time	Any Input	12		12		14		15		16		0	su
tcoa	Clock to Output Delay	Any Input to Port B		30		32		36		37		38	Add 10	su
tard	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		22		24	o	su
tmina	Minimum Clock Period	1/f _{CNT}	28		30		36		43		41		0	su
NOTE: 6. C	NOTE: 6. Only Port B has asynchronous outputs. Clock into Macrocell Flip Flop is generated by a product term.	utputs. Clock into Macro	cell Flip	Flop is g	enerated	by a pro	duct terr	Ŀ.						

US

ZPSD5XX Family

erface Đ		Unit	su	su	su	su	su	su	su	su	su	su	su	su	su	su	su	su	
/ DC r ameters ′ ± 10% Versions)	CMiser					10	10												
1070 Versions)	EPROM CMiser	NO	0	0	0	Add	Add 10	0	0	0	0	0	0	0	0	0	0	0	
	-20	Мах				200	200	45	50	50			35				40	50	
	`, '	Min	30	12	12						0	40		40	20	0			
Level	-15	Мах				150	150	40	45	45			33				38	48	
R/W Time Valid No Longer a Valid Logic Level Float		Min	28	9	11						0	38		38	18	0			
Valid	-12	Мах				120	130	38	40	40			30				35	45	
nger a	`	Min	25	ი	10						0	35		35	15	0			
R/ <u>W</u> Time Valid No Loi Float	-90	Мах				6	100	32	38	38			25				30	32	d mode
Z X C ^t ∃	1	Min	20	9	∞						0	32		32	10	0			ombine
	-70	Max				70	80	20	32	32			22				20	22	8031 0
bSEN	•	Min	18	S	7						0	30		30	8	0			nals (in e.
LE LE I <u>ORD</u> ,		SL															ta Bus 9)	i Bus 9)	UDS sig
v or Al		Conditions		8)	8)	8)		4	7a)	(d7	7)	7)	7)				Bit Da	Bit Data B e (Note 9)	s, LDS, 1 separa
tAVLX time from Address valid to ALE invalid. L - Logic Level Low or ALE N - Reset P - Port Signal Q - Output Data Q - Output Data S - Chip Select (5 V \pm 10%)		COI		(Note	(Note	(Note		(Note	(Note	(Note	(Note	(Note	(Note				In 16-Bit Data F Mode (Note 9)	In 8-Bit Data Bus Mode (Note 9)	RD timing has the same timing as PSEN, DS, LDS, UDS signals (in 8031 combined mode). RD and PSEN have the same timing for 8031 separate mode.
n Address va Logic Level I Port Signal Output Data WR, UDS, L Chip Select			ے م			Valid		·Bit	Bus,						able				ning as F
- TRGGRO (e Widt	Time	me	Data	ر Valid	1 8/16 ⁻	dade Aode	l from ler	ime		Z-		to En	After	alid to	Delay	ame tin the sar
High $(5 V \pm 10\%)$		L	Pulse	etup 7	old Ti	alid to	o Data	a Valic	a Valic arate N	a Valic control	Hold T	Width	a High	'idth) Time	Time	put V	utput	as the s N have
ر AVL) I High (5 V ⊧		Parameter	ALE or AS Pulse Width	Address Setup Time	Address Hold Time	Address Valid to Data Valid	CS Valid to Data Valid	RD to Data Valid 8/16-Bit Bus	RD to Data Valid 8-Bit Bus, 8031 Separate Mode	RD to Data Valid from Interrupt Controller	RD Data Hold Time	RD Pulse Width	RD to Data High-Z	E Pulse Width	R/W Setup Time to Enable	R/W Hold Time After Enable	Address Input Valid to	Address Output Delay	ming h _é nd PSE
Address Address Power Down Input Data E Logic Level F Interrupt (1		Pari	ALE	Add	Add	Add	S	RD t Bus	803, 803,	RD Inter	RD	RD	RD	ЕР	RŴ	R <u>M</u> Enal	Add	Add	7. RD ti 7a. RD a
AvL A - Address C - Power Down D - Input Data E - E H - Logic Level High I - Interrupt Read Timing (5 V		Symbol	tLVLX	tAVLX	tLXAX	tavav	tslav		trlav		t _{кнах}	trlrh	t rhaz	tehel	tтнен	teur	.	tavpv	NOTES: 7.

Wf

ZPSD5XX Family

7-116

Microcontroller Interface Đ AC/DC Parameters

(5 V ± 10% Versions)

	Unit	su	su	su	ns	su	su	su	su	ns	su	su	ns
EPROM CMiser	NO												
-20	Мах										40	40	50
·?	Min	30	12	12	35	40	25	5	30	0			
-15	Min Max										38	38	48
-1		28	10	1	30	35	22	5	28	0			
-12	Мах										35	35	45
-	Min	25	6	10	25	30	20	5	25	0			
-90	Min Max										30	30	32
5-		20	9	∞	20	25	15	5	20	0			
-70	Min Max										25	20	22
	Min	18	5	~	18	22	12	5	18	0			
	Conditions		(Note 8)	(Note 8)	(Notes 8 and 10)	(Note 10)	(Note 10)	(Note 10)	(Note 10)	(Note 10)	(Note 10)	In 16-Bit Data Bus Mode (Note 9)	In 8-Bit Data Bus Mode (Note 9)
	Parameter	ALE or AS Pulse Width	Address Setup Time	Address Hold Time	Address <u>Va</u> lid to Leading Edge of <u>WR</u>	<u>CS</u> Valid to Leading Edge of <u>WR</u>	WR Data Setup Time	WR Data Hold Time	WR Pulse Width	Trailing Edge of <u>WR</u> to Address Invalid	Trailing Edge of <u>WR</u> to Port Output Valid	Address Input Valid to	Address Output Delay
	Symbol	tLVLX	tavlx	tLXAX	t AVWL	t SLWL	t DVWH	t whdx	t wlwh	twhax	twhpv	-	r AVPV

US

NOTE: 10. WR timing has the same timing as E, DS, LDS, UDS, WRL, WHR signals.

Write Timing $(5 V \pm 10\%)$

ZPSD5XX Family

Microcontroller Interface **Đ** AC/DC **Parameters**

(5 V ± 10% Versions)

PORT A PER	Port A Peripheral Data Mode Read Timing	g (5 V ± 10%)												
			-70	0	06-	0	-12	č	-15	2	-20	6		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Мах	2PLU_IUKBU OFF	Unit
t avav (pa)	Address Valid to Data Valid	(Note 11)		45		55		09		62		65	Add 10	su
tslav (PA)	CS Valid to Data Valid			55		55		60		62		65	Add 10	su
	RD to Data Valid	(Notes 7, 12)		22		26		38		45		50	0	su
trlav (PA)	RD to Data Valid 8031 Mode			32		88 89		40		45		50	0	ns
t DVQV (PA)	Data In to Data Out Valid			22		22		25		26		28	0	ns
t _{axrh (PA)}	RD Data Hold Time	(Note 7)	0		0		0		0		0		0	ns
trlrh (PA)	RD Pulse Width	(Note 7)	25		30		35		38		40		0	su
trhaz (pa)	RD to Data High-Z	(Note 7)		20		25		30		33		35	0	su
	i : : : : : : : : : : : : : : : : : : :													
Port A Per	Port A Peripheral Data Mode Write Timing	<i>g</i> (5 V ± 10%)												
			-70	0	-90	6	- 12	2	-15	5	-20	0		
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Min	Мах	Min	Max	Min Max	Max		Unit
twlav (PA)	WR to Data Propagation Delay	(Note 10)		25		27		32		35		38	0	su

US

Symbol	Parameter	Conditions	Min	Max Min Max Min	Min	Мах	Min	Мах	Min	Max Min Max Min Max	Min	Мах	ŌFF
twlav (PA)	$t_{WLQV(PA)}$ \overline{WR} to Data Propagation Delay	(Note 10)		25		27		32		35		38	0
t dvav (PA)	t _{DVQV (PA)} Data to Port A Data Propagation Delay	(Note 13)		22		22		25		26		28	0
twhaz (PA)	twHQZ (PA) WR Invalid to Port A Tri-state	(Note 10)		20		25		30		33		35	

ns ns

Any input used to select Port A Data Peripheral Mode.
 Data is already stable on Port A.
 Data stable on ADIO pins to data on Port A.

NOTES:

Microcontroller Interface Đ AC/DC Parameters

(5 V ± 10% Versions)

		Unit	su	su	su	su	su	su	MHz	su	su
		2PLU_IUKBU OFF	Add 10	0	0	0	0	0	0	0	0
	-20	Мах	170	200	600	250			20.00		300
	ŗ	Min					16	16		300	
	-15	Мах	150	200	600	250			22.00		300
	ï	Min					15	15		300	
ſ	2	Max	140	170	600	250			25.00		250
	-12	Min					14	14		250	
ľ	0	Мах	120	150	600	250			30.00		200
	-90	Min					12	12		200	
ľ	-70	Мах	100	120	600	250			35.00		150
		Min					10	10		150	
``		Conditions					Using PE7	Using PE7	Using PE7		
` >		Parameter	ALE Access Time from Power Down	ALE or <u>CSI</u> Access Time from Sleep	ZPLD Propagation Delay in Sleep Mode	ZPLD Recovery Time after Sleep Mode	APD Clock High Time	APD Clock Low Time	APD Maximum Frequency	RESET Active Low Time	RESET High to Operational Device
		Symbol	tudv	t LVDV1	t LVDV2	t LVDV3	tchcL	tcLCH	fmax	t1	t ₂

US

Power Down and Reset Timing $(5 \vee \pm 10\%)$

AC/DC Parameters Đ ZPLD Timing Parameters

(5 V ± 10% Versions)

	h_{0}													
			11	-70	-9(-90**	-12	2	-15	5	-7	-20		
Symbol	Parameter	Conditions	Min	Мах	Min	хеМ	Min	Мах	Min	Мах	Min	Мах	2PLU_IUKBU	Unit
f _{MAX}	Maximum Frequency			36.00		30.00		25.00		22.00		20.00	0	MHz
tchcL	Clock High Time		10		12		14		15		16		0	ns
tcLCH	Clock Low Time		10		12		14		15		16		0	ns
tchpv	Clock to Output Delay			28		30		32		33		35	0	su
t _{CHPV1}	Clock to Watchdog Output Delay			50		50		55		58		60	Add 10	su
t _{LVCH}	Input Setup Time Relative to Rising Clock Edge	Pin Input	15		17		19		20		21		Add 10 (Note 14)	su
t _{LVCH1}	Input Setup Time Relative to Rising Clock Edge	PLD Combinatorial Input	25		27		29		31		33		Add 10 (Note 14)	ns
t _{MIN}	Minimum Clock Period	1/f _{MAX}	28		33		40		45		50		0	ns
Interrupt	Interrupt Timing (5 V ± 10%)													
			1	-70)6-	-90**	-12	2	-15	5	?	-20		
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Min	Мах	Min	Мах	Min	Мах	2FLD_IUKBU OFF	Unit
tiviv	Interrupt Request Input to Interrupt Output	(Note 15)		40		50		60		65		70	0	su
t _{RXIX}	Read Vector to Interrupt Request Clear			30		40		50		55		60	0	su
tıLIL	Interrupt Request Minimum Pulse Width		18		20		30		35		40		0	su
trlav	RD to Data Valid Interrupt Controller	(Note 7b)		32		38		40		45		50	0	ns
NOTEC: 11														

US

NOTES: 14. For inputs which use PPLD only. 15. This timing is only valid when read to the interrupt request latch and priority status latch are not valid.

Counter/Timer Timing (5 V ± 10%)

DC Characteristics (ZPSD5XXV Versions, Advance Information) (3.0 V ± 10%)

Symbol	Par	ameter	Conditions	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		All Speeds	2.7	3	5.5	V
V _{IH}	High Level Input	Voltage	2.7 V < V _{CC} < 5.5 V	.7 V _{CC}		V _{CC} +.5	V
V _{IL}	Low Level Input	/oltage	2.7 V < V _{CC} < 5.5 V	-0.5		.3 V _{CC}	V
V _{IH1}	Reset High Level	Input Voltage	(Note 16)	.8 V _{CC}		V _{CC} +.5	V
V _{IL1}	Reset Low Level	Input Voltage	(Note 16)	5		.2 V _{CC} –.1	V
V _{HYS}	Reset Pin Hyster	esis		0.3			V
V _{OL}	Output Low Volta	0e	$I_{OL} = 20 \ \mu A, \ V_{CC} = 2.7 \ V$		0.01	0.1	V
VOL		90	I _{OL} = 4 mA, V _{CC} = 2.7 V		0.15	0.45	V
V _{он}	Output High Volta	age	$I_{OH} = -20 \ \mu A, \ V_{CC} = 2.7 \ V$	2.9	2.99		V
чон	ouput ngh voit	290	$I_{OH} = -1 \text{ mA}, V_{CC} = 2.7 \text{ V}$	2.4	2.6		V
V _{SBY}	SRAM Standby V	/oltage		2.7		V _{CC}	V
I _{SBY}	SRAM Standby C	Current	$V_{CC} = 0 V$		0.5	1	μA
I _{IDLE}	Idle Current (V _{ST}	_{BY} Pin)	$V_{CC} > V_{SBY}$	-0.1		0.1	μA
V _{DF}	SRAM Data Rete	ention Voltage	Only on V _{STBY}	2			V
I _{SB}	Standby Supply	Power Down Mode	$\overline{\text{CSI}}$ >V _{CC} –.3 V (Note 17)		5	15	μA
00	Current	Sleep Mode	CSI >V _{CC} 3 V (Note 18)		1	5	μA
I _{LI}	Input Leakage Co	urrent	$V_{SS} < V_{IN} < V_{CC}$	-1	±.1	1	μA
I _{LO}	Output Leakage	Current	0.45 < V _{IN} < V _{CC}	-10	±5	10	μA
I _{CC} (DC)	Operating	ZPLD Only	ZPLD_TURBO = OFF, f = 0 MHz (Note 19)				
(Note 19a)	Supply Current	c,	ZPLD_TURBO = ON, f = 0 MHz		200	400	µA/PT
	ZPLD AC Base		(Note 19)				
	EPROM AC Adde	er	CMiser = ON (8-Bit Bus Mode)		0.4	1.0	mA/MH
			All Other Cases		0.9	1.7	mA/MH
I _{CC} (AC) (Note 19a)			CMiser = ON and 8-Bit Bus Mode		0.7	1.3	mA/MH:
	SRAM AC Adder		CMiser = ON and 16-Bit Bus MoDe		1	2	mA/MH
			CMiser = OFF		1.9	3.8	mA/MH

NOTES: 16. Reset input has hysteresis. V_{IL1} is valid at or below .2V_{CC} -.1. V_{IH1} is valid at or above .8V_{CC}.
17. CSI deselected or internal PD is active.
18. Sleep mode bit is set and internal PD is active.
19. See ZPLD ICC/Frequency Power Consumption graph for details.

19a. I_{OUT} = 0 mA.

See page 7-142 for CMiser Errata.

ZPSD5XX Family

AC/DC Parameters **Đ** ZPLD Timing Parameters

(ZPSD5XXV Versions, Advance Information)

			- 15**	*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Max	Min	Мах	Min	Мах	2PLD_ IUKBU OFF*	Unit
tPD	I/O Input or Feedback to Combinatorial Output	Port B, E		43		55		80	Add 20	su
trpD	Registered Input to Combinatorial Output	(Note 20)		42		55		85	Add 20	su
t _{EA}	Input to Output Enable	Any Input		38		50		80	Add 20	su
t _{ER}	Input to Output Disable	Any Input		38		50		80	Add 20	su
tarp	Register Clear or Preset Delay	Any Input		44		55		80	Add 20	su
tarpw	Register Clear or Preset Pulse Width	Any Input	29		30		60			su
tard	Array Delay			29		33		35		su
NOTE: 20. F	NOTE: 20. Port A and latched address from ADIO (A0. A1. A8 – A15).	. A8 – A15).								

US

(CLA IE: 20. Port A and latched add Ş

*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 20 ns to the timing parameters.

**NOTE: -15 available second half 1997.

Combinatorial Delays $(3.0 V \pm 10\%)$

AC/DC Parameters *Ð* ZPLD Timing Parameters

(ZPSD5XXV Versions, Advance Information)

			-1	-15**		-20		-25		
Symbol	Parameter	Conditions	Min	Max	Min	Мах	Min	Max	2PLD_1UKBU OFF*	Unit
	Maximum Frequency External Feedback	1/(t _S + t _{CO})		17.86		28.57		11.11		MHz
f _{MAX}	Maximum Frequency Internal Feedback (f _{CNT})	1/(ts+t _{CO} -10)		21.74		17.24		12.50		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		33.33		31.25		18.52		MHz
ts	Input Setup Time	Any Input	27		35		60		Add 20	ns
t.	Input Hold Time	Any Input	0		0		0		0	ns
tcH	Clock High Time	Clock Input	15		16		27		0	ns
tcL	Clock Low Time	Clock Input	15		16		27		0	su
tco	Clock to Output Delay	Clock Input		29		30		33	0	su
tard	Array Delay for Product Term Expansion	Any Macrocell		22		24		35	0	su
t _{MIN}	Minimum Clock Period	t _{cH} +t _{cL}	29		30		30		0	su
*NOTE: If ZP	*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 20 ns to the timing parameters.	berating above 15 MHz, th	iere is no	need to a	add 20 ns	to the tim	ing parar	neters.		

WS

Synchronous Clock Mode $(3.0 \text{ V} \pm 10\%)$

**NOTE: -15 available second half 1997.

ZPSD5XX Family

AC/DC Parameters *Ð* ZPLD Timing Parameters

(ZPSD5XXV Versions, Advance Information)

			-1	-15**		-20	'	-25		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	ZPLD_TURBO OFF*	Unit
	Maximum Frequency External Feedback	1/(t _{SA} + t _{COA})		16.95		14.49		11.11		MHz
fmaxa	Maximum Frequency Internal Feedback (f _{CNTA})	1/(t _{SA} +t _{COA} -10) (Note 21)		20.41		16.95		12.50		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		33.33		31.25		18.52		MHz
t _{SA}	Input Setup Time	Any Input	12		13		30		Add 20	su
t _{HA}	Input Hold Time	Any Input	12		13		30		0	su
tcha	Clock High Time	Any Input	15		16		27		0	su
tcla	Clock Low Time	Any Input	15		16		27		0	su
tcoa	Clock to Output Delay	Any Input to Port B		47		56		60	Add 20	su
tard	Array Delay for Product Term Expansion	Any Macrocell		29		33		35	0	su
tmina	Minimum Clock Period	1/f _{CNT}	43		59		80		0	ns
NOTE: 21. (NOTE: 21. Only Port B has asynchronous outputs. Clock into macrocell Flip Flop is generated by a product term.	ts. Clock into macrocell Flip) Flop is (generated	by a proc	duct term.				

US

Asynchronous Clock Mode $(3.0 \text{ V} \pm 10\%, \text{ Note 21})$

*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 20 ns to the timing parameters.

**NOTE: -15 available second half 1997.

Some parameters for the -20 versions are affected by errata notice. Refer to page 7-142. **IMPORTANT:**

 t_{AVLX} Time from Address Valid to ALE Invalid. Explanation of AC Symbols for Non ZPLD Timing. Example:

L – Logic Level Low or ALE N – Reset P – Port Signal A – Address

C – Power Down

Microcontroller Interface **DAC/DC**

(ZPSD5XXV Versions, Advance Information)

See page 7-142 for CMiser Errata.

Parameters

- Input Data
- **Q** Output Ďata **R** <u>WR</u>, <u>UDS, LDS</u>, Ē **S** Chip Select

ш 占 । Ш

X – No Longer a Valid Logic LevelZ – Float

- Time V - Valid

RN I F

- H Logic Level High Interrupt
- DS, IORD, PSEN

 $(3.0 V \pm 10\%)$ Read Timing

			-15*	5*	-20	0	-25	5	EPROM_CMiser	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Мах	NO	Unit
tLVLX	ALE or AS Pulse Width		28		30		30		0	su
tavlx	Address Setup Time	(Note 23)	10		12		15		0	su
tLXAX	Address Hold Time	(Note 23)	11		12		17		0	su
tavav	Address Valid to Data Valid	(Note 23)		150		200		250	Add 20	su
tslav	CS Valid to Data Valid			150		200		275	Add 20	su
	RD to Data Valid 8/16-Bit Bus	(Note 22)		36		40		80	0	su
trlav	RD to Data Valid 8-Bit Bus, 8031 Separate Mode	(Note 22a)		45		50		90	0	su
	RD to Data Valid from Interrupt Controller	(Note 22b)		45		50		06	0	su
t _{кнах}	RD Data Hold Time	(Note 22)	0		0		0		0	su
trlrh	RD Pulse Width	(Note 22)	38		40		70		0	su
trhaz	RD to Data High-Z	(Note 22)		45		45		45	0	su
tehel	E Pulse Width		38		40		70		0	su
tтнен	R/W Setup Time to Enable		18		20		22		0	su
teur	R/\overline{W} Hold Time After Enable		0		0		0		0	su
tavpv	Address Input Valid to	In 16-Bit Data Bus Mode (Note 24)		38		40		60	0	ns
	Address Output Delay	In 8-Bit Data Bus Mode (Note 24)		48		50		60	0	su

us

22. 22a. NOTES:

DS, LDS, UDS signals. RD timing has the same timing as PSEN, DS, LDS, UDS signals (in 8031 combined mode). RD and PSEN have the same timing for 8031 separate mode. Read to Data Valid of the Interrupt Request Latch and Interrupt Priority Status. RD timing has the same timing as PSEN, Any input used to select an internal ZPSD5XX function. In multiplexed mode latched address generated from ADIO delay to address output on any Port. 22b. F 23. 1 24. 1

Some parameters for the -20 versions are affected by errata notice. Refer to page 7-142.

*NOTE: -15 available second half 1997.

IMPORTANT:

ZPSD5XX Family

Microcontroller Interface Đ AC/DC Parameters

(ZPSD5XXV Versions, Advance Information)

See page 7-142
for CMiser Errata.

Write Tir	<i>Write Timing</i> (3.0 V ± 10%)									
			-15*	*	-20		-25		EPROM CMiser	
Symbol	Parameter	Conditions	Min	Мах	Min Max		Min Max	Лах	NO	Unit
tLVLX	ALE or AS Pulse Width		28		30		30			ns
tavlx	Address Setup Time	(Note 23)	10		12		15			ns
tLXAX	Address Hold Time	(Note 23)	11		12		17			ns
tavwl	Address Valid to Leading Edge of <u>WR</u>	(Notes 23 and 25)	30		35		50			su
t SLWL	CS Valid to Leading Edge of WR	(Note 25)	35		40		60			ns
t DVWH	WR Data Setup Time	(Note 25)	22		25		35			ns
t whdx	WR Data Hold Time	(Note 25)	5		5		10			ns
t wlwh	WR Pulse Width	(Note 25)	28		30		30			ns
twhax	Trailing Edge of WR to Address Invalid	(Note 25)	0		0		0			su
twhpv	Trailing Edge of <u>WR</u> to Port Output Valid	(Note 25)		38		40		60		ns
-	Address Input Valid to	In 16-Bit Data Bus Mode (Note 24)		38		40		60		su
LAVPV	Address Output Delay	In 8-Bit Data Bus Mode (Note 24)		48		50		60		su
NOTE. OF										

US

NOTE: 25. WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.

*NOTE: -15 available second half 1997.

Some parameters for the -20 versions are affected by errata notice. Refer to page 7-142. **IMPORTANT:**

Microcontroller Interface **Đ** AC/DC **Parameters**

(ZPSD5XXV Versions, Advance Information)

Port A Periț	Port A Peripheral Data Mode Read Timing $(3.0 \text{ V} \pm 10\%)$	(3.0 V ± 10%)								
			-15*	5*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	2PLD_IUKBU OFF	Unit
t _{AVQV (PA)}	Address Valid to Data Valid	(Note 26)		62		65		120	Add 20	su
tslav (PA)	CS Valid to Data Valid			69		80		120	Add 20	ns
t rlav (pa)	RD to Data Valid	(Notes 23 and 27)		45		50		90	0	ns
t dvav (PA)	Data In to Data Out Valid			26		28		50	0	su
t _{axrh (PA)}	RD Data Hold Time	(Note 23)	0		0		0		0	ns
trlrh (PA)	RD Pulse Width	(Note 23)	38		40		70		0	su
trhaz (pa)	RD to Data High-Z	(Note 23)		33		35		60	0	ns
Port A Perip	<i>Port A Peripheral Data Mode Write Timing</i> (3.0 V ± 10%)	(3.0 V ± 10%)								
			-15*	*0	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Min	Мах	2PLD_1UKBU OFF	Unit
twlav (PA)	WR to Data Propagation Delay	(Note 25)		40		50		60	0	su
tovav (PA)	Data to Port A Data Propagation Delav	(Note 28)		30		40		50	0	su

US

NOTES:

WR Invalid to Port A Tri-state

twhaz (PA)

Propagation Delay

Any input used to select Port A Data Peripheral Mode.
 Data is already stable on Port A.
 Data stable on ADIO pins to data on Port A.

*NOTE: -15 available second half 1997.

Some parameters for the -20 versions are affected by errata notice. Refer to page 7-142. **IMPORTANT:**

SU

0

80

35

33

(Note 25)

ZPSD5XX Family

Microcontroller Interface Đ AC/DC Parameters

(ZPSD5XXV Versions, Advance Information)

Power Dov	Power Down and Reset Timing $(3.0 \text{ V} \pm 10\%)$									
			-15*	5*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Min	Мах	2PLU_IUKBU OFF	Unit
tLVDV	ALE Access Time from Power Down			150		170		250	Add 20	su
tLVDV1	ALE or CSI Access Time from Sleep			200		200		250	0	ns
tLVDV2	ZPLD Propagation Delay in Sleep Mode			600		600		006	0	su
tLVDV3	ZPLD Recovery Time after Sleep Mode			250		250		400	0	su
tchcL	APD Clock High Time	Using PE7	15		16		27		0	su
tclch	APD Clock Low Time	Using PE7	15		16		27		0	su
f _{MAX}	APD Maximum Frequency	Using PE7		22.00		20.00		18.52	0	MHz
t1	RESET Active Low Time		300		300		400		0	su
t_2	RESET High to Operational Device			300		300		400	0	ns

US

*NOTE: -15 available second half 1997.

AC/DC Parameters **Đ** ZPLD Timing Parameters

(ZPSD5XXV Versions, Advance Information)

Counter/]	Counter/Timer Timing $(3.0 \text{ V} \pm 10\%)$									
			-1;	-15*	-7	-20	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах		Unit
f _{MAX}	Maximum Frequency			22.00		20.00		12.50	0	MHz
tchcL	Clock High Time		15		16		22		0	ns
tcLCH	Clock Low Time		15		16		22		0	ns
tcHPV	Clock to Output Delay			42		50		55	0	ns
t _{CHPV1}	Clock to Watchdog Output Delay			77		06		100	Add 20	su
tLVCH	Input Setup Time Relative to Rising Level Clock	Any Input	20		21		60		Add 20 (Note 29)	su
tmin	Minimum Clock Period	1/f _{MAX}	45		50		80		0	ns
Interrupt	<i>Interrupt Timing</i> (3.0 V ± 10%)			•						
			-15*	5*	-2	-20	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах		Unit
t _{IVIV}	Interrupt Request Input to Interrupt Output	ut (Note 30)		65		70		120	0	ns
trxix	Read Vector to Interrupt Request Clear			55		60		100	0	ns

US

NOTES: 29. F 30. ¹

For inputs which use PPLD only. This timing is only valid when read to the interrupt request latch and priority status latch are not valid.

IMPORTANT: Some parameters for the -20 versions are affected by errata notice. Refer to page 7-142.

*NOTE: -15 available second half 1997.

SU ns

0 0

45

40

35

Interrupt Request Minimum Pulse Width

RD to Data Valid Interrupt Controller

trlav

tıLıL


6

50

45


(Note 22b)

Figure 51. Read Timing




US

Figure 52. Write Timing



US

Figure 53. Peripheral I/O Read Timing



US:

Figure 54. Peripheral I/O Write Timing







Figure 55. Combinatorial Timing **Đ** ZPLD







US

Figure 58. Input to Output Disable/Enable






Figure 59. Asynchronous Reset/Preset





US

<i>Figure 61. Key to Switching Waveforms</i>	WAVEFORMS	INPUTS	OUTPUTS
		STEADY INPUT	STEADY OUTPUT
		MAY CHANGE FROM HI TO LO	WILL BE CHANGING FROM HI TO LO
		MAY CHANGE FROM LO TO HI	WILL BE CHANGING LO TO HI
		DON'T CARE	CHANGING, STATE UNKNOWN
		OUTPUTS ONLY	CENTER LINE IS TRI-STATE


Pin Capacitance

$T_A = 25 \text{ °C}, f = 1 \text{ MHz}$					
Symbol	Parameter ³¹	Conditions	Typical ³²	Max	Unit
C _{IN}	Capacitance (for input pins only)	V _{IN} = 0 V	4	6	pF
C _{OUT}	Capacitance (for input/output pins)	V _{OUT} = 0 V	8	12	pF
C _{VPP}	Capacitance (for WR/V _{PP} or R/W/V _{PP})	V _{PP} = 0 V	18	25	pF

NOTES: 31. These parameters are only sampled and are not 100% tested.

32. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.


.




ZPSD5XX Pin Assignments	Pin No.	68-Pin PLDCC/CLDCC Package	Pin No.	68-Pin PLDCC/CLDCC Package
	1	GND	35	GND
	2	ADIO_7	36	PE2
	3	ADIO_6	37	PE1
	4	ADIO_5	38	PE0
	5	ADIO_4	39	CSI
	6	ADIO_3	40	RESET
	7	ADIO_2	41	RD
	8	ADIO_1	42	CLKIN
	9	ADIO_0	43	PB7
	10	PC7	44	PB6
	11	PC6	45	PB5
	12	PC5	46	PB4
	13	PC4	47	PB3
	14	PC3	48	PB2
	15	PC2	49	PB1
	16	PC1	50	PB0
	17	PC0	51	GND
	18	VCC	52	VCC
	19	GND	53	PD7
	20	PA7	54	PD6
	20	PA6	55	PD5
	21	PA5	56	PD4
	22	PA3 PA4	57	PD3
	23	PA4 PA3	58	PD2
	24	PA3 PA2	58	PD1
	25	PA2 PA1	60	PD0
	20	PA0	61	ADIO_15
	28		62	
		Vstby		ADIO_14
	29	WR	63	ADIO_13
	30	PE7	64 65	ADIO_12
	31	PE6	65	ADIO_11
	32	PE5	66 67	ADIO_10
	33 34	PE4 PE3	67 68	ADIO_9 ADIO_8


ZPSD5XX Pin Assignments	Pin No.	80-Pin TQFP Package	Pin No.	80-Pin TQFP Package
	1	PC7	41	PB7
	2	PC6	42	PB6
	3	PC5	43	PB5
	4	PC4	44	PB4
	5	PC3	45	PB3
	6	PC2	46	PB2
	7	PC1	47	PB1
	8	PC0	48	PB0
	9	V _{CC}	49	GND
	10	V _{CC}	59	GND
	11	GND	51	V _{CC}
	12	GND	52	V _{CC}
	13	PA7	53	PD7
	14	PA6	54	PD6
	15	PA5	55	PD5
	16	PA4	56	PD4
	17	PA3	57	PD3
	18	PA2	58	PD2
	19	PA1	59	PD1
	20	PA0	60	PD0
	21	NC	61	NC
	22	NC	62	ADIO_15
	23	Vstdby	63	ADIO_14
	23	WR	64	ADIO_14 ADIO_13
	25	PE7	65	ADIO_13
	25	PE6	66	ADIO_12 ADIO_11
	20	PE5	67	ADIO_11
	28	PE3 PE4	68	ADIO_10 ADIO_9
	29	PE3	69	ADIO_9 ADIO_8
	30	GND	70	GND
	31	GND	70 71	GND
	31	PE2	72	ADIO_7
	33	PE1	72	ADIO_7 ADIO_6
	33	PE0	73	ADIO_6 ADIO_5
		CSI		
	35		75 76	ADIO_4 ADIO_3
	36 37	RESET RD	76 77	
				ADIO_2
	38		78 70	ADIO_1
	39	NC	79	ADIO_0
	40	NC	80	NC

-**U**/=-





us



ZPSD5XX Product	 ZPSD5XX family devices are available in a wide range of product selections. Options and combinations include: 		
Ordering Information	Architecture Speed (Access Time)		
	Memory Size		
	Configuration		
	Mask Programmability		
	Operating Temperature Range		
	Supply Voltages		
	Packages		
	Please contact your local WSI Sales Representative or Distributor for the ZPSD5XX product selection that best fits your application and objectives.		

As of the print date of this databook, all ZPSD5XXV versions are classified as "Preliminary".

ZPSD5XXV Errata

The following errata specifications are in effect for Revision C (ZPSD5XXV-C) low voltage products. Revision D products are scheduled to be released in the second half of 1997 and will meet the data sheet specifications.

Timing Errata:

		-20		
Symbol	Parameter	Data Sheet Specification	Errata Specification	
t _{RLQV}	RD to Data Valid 8/16-Bit Bus	40	50	
t _{RLQV}	RD to Data Valid 8-Bit Bus, 8031 Separate Mode	50	57	
t _{WHPV}	Trailing Edge of WR to Port Output Valid	40	50	
t _{AVQV(PA)}	Address Valid to Data Valid	65	95	
t _{SLQV(PA)}	CS Valid to Data Valid	80	100	
t _{DVQV(PA)}	Data In to Data Out Valid	28	35	
t _{WLQV(PA)}	WR to Data Propagation Delay	50	60	
t _S	Input Setup Time	35	45	
t _{CHA}	Clock High Time	16	25	
t _{LVCH}	Input Setup Time Relative to Rising Clock Edge	21	45	

CMiser Errata

The "CMiser" function on the current "REVISION C" ZPSD5XXV devices does not operate correctly. Programming the CMiser bit will cause these devices to fail to meet AC specifications. WSI plans to introduce "REVISION D" devices that meet all specifications, including those for which the CMiser is programmed.

In the meantime, you may design with the current devices. When the new REVISION D becomes available, just change your design file by enabling CMiser to achieve the lowest power possible. Or, contact your WSI representative for other low voltage, low power solutions.