						REVISIONS									ON		_							
					Ī	TR				DE	SCR	IPTI	ON					DA	TE		API	PRO	VE	D
						А	CO	rres	spone	d wi	ect th m	nilit	le : tar	I to	eci	ifi-		5-08	3-79	1	W	4	lau	Į,
						В	Change from suggested source drawing to approved source drawing. Editorial changes throughout.					ng.	4 Ma	ay 36	l	NG	A	au	<u>Z</u>					
						С	Ad bi par	d al lity rt n	lter y sa numbe	nate mple er.	itar gro tes Mak	oup / st. e ch	A pr Upo lang	rogi late ges	ramm ve to	na – endo	rs	2 Ji 198		l	NO	W	/	بکی
						D	Ad	d de	evic	e 02			•					22 198	Jan 38		1/4	1/1	K	•
DEW 1		1 1		-1			T	1				-1									1		1	
REV PAGE		П		Ţ.							_	1	7											
REV PAGE REV STATUS	REV		DDD	C	D	D	D	D		C	_		_	_		C	D	D						
PAGE	REV PAGI	ES	1 2	3	4	5	6			_	C (11 1	2	13	14	15	16	17						
PAGE REV STATUS	PAGI	ES	1 2 PF	3 REPA	4 (°.		6 If	7		_	_	M This	2 dr Dep	13 rawin	14 ng inent	15 is a is a Def	16 vailand	17	for icies	use s of	by the		N	
PAGE REV STATUS OF PAGES Defense Electror Supply Center Dayton, Ohio Original date	PAGI		PF X	3 LEPA LEC	4 C. KED	5 0 0 0	6 ffice Y ffice Y	7	8	9	10	M This all I Dep	2 dr Dep artn	rawin eartm ment MI SC SI	ng inents of CRO	15 is a bef CIR TKY	Yailand A	able Agents	for icies DIG IR P	use s of	the	1 K		-
PAGE REV STATUS OF PAGES Defense Electror Supply Center	PAGI		PF K	3 LEPA LEC	4 C. KED	5 D B O B	6 ffice Y ffice Y	7 O DEN	8 NT.	9	10	M This all Dep	2 dr Dep artn	rawin eartm ment MI SC SI	ng inents of CRO	15 is a bef CIR TKY	16 vailand A	able Agents	for icies DIG IR P	use s of	the	1 K		


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. **DESC FORM 193**

MAY 86

1. SCOPE

1.1 Scope. This drawing describes the requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	(see 6.4)	512X8-bit Schottky PROM	90
02	(see 6.4)	512X8-bit Schottky PROM	45

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
J	D-3 (24-lead, 0.600" row spacing), dual-in-line package
K	F-6 (24-lead, 0.640" x 0.420" x 0.090", MAX), flat package
ប	C-12 (32-terminal, 0.560" x 0.458" x 0.120", MAX), rectangular leadless chip carrier package
3	C-4 (28-terminal, 0.460" SQ. x 0.100", MAX), square leadless chip

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage range (V_{CC}) - - - - - - - - - - - 4.5 V dc minimum to 5.5 V dc maximum Case operating temperature range (T_C) - - - - - - - - - - - - - - 55°C to +125°C Minimum high level input voltage (Y_{IH}) - - - - - - - - - - - - 0.8 V dc

1/ Must withstand the added P_D due to short-circuit test (e.g., $I_{OS}).$ 2/ Heat sinking is recommended to reduce the junction temperature.

STANDARDIZED MILITARY DRAWING	SIZE A			78016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 2	

DESC FORM 193A SEP 87

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be Tisted as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-SID-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING	SIZE A			78016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 3	

DESC FORM 193A SEP 87

	TABLE	I. Electrical performance charac	teristic	<u>5.</u>			
T4	 Symbol	Conditions	Device	Group A	L1m	iits	Unit
Test	Symbor 	$-55^{\circ}C < T_C < +125^{\circ}C$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ $\text{unless otherwise specified}$	type	subgroups	Min	Max	
High level output voltage	v _{OH}	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -2 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$, $V_{IH} = 2.0 \text{ V}$	A11	1,2,3	2.4		٧
Low level output voltage	V _{OL}	V _{CC} = 4.5 V I _{OL} = 8 mA V _{IL} = 0.8 V, V _{IH} = 2.0 V	A11	1,2,3		0.5	٧
Input clamp voltage	VIC	V _{CC} = 4.5 V I _{IN} = -18 mA	A11	1,2,3		-1.2	٧
High impedance (off-state) output high current	I _{OHZ}	V _{CC} = 5.5 V V ₀ = 5.2 V	All	1,2,3		100	μА
High impedance (off-state) output low current	I _{OLZ}	V _{CC} = 5.5 V V ₀ = 0.5 V	All	1,2,3		-100	μА
High level input current	IIIH	V _{CC} = 5.5 V V _{IN} = 5.5 V	A11	1,2,3	1 [50	μ#
Low level input current	IIL	V _{CC} = 5.5 V V _{IN} = 0.5 V	A11	1,2,3	-1.0	-250	μ/
Short-circuit output	Ios	$V_{CC} = 5.5 \text{ V} V_0 = 0 \text{ V} 1/$	A11	1,2,3	-10	-100	i m
Supply current	Icc	V _{CC} = 5.5 V V _{IN} = 0 V Outputs open	A11	1,2,3	 	185	לח ו ו
Propagation delay time, address to output	tPHL1	V _{CC} = 4.5 V and 5.5 V C _L = 30 pF	01	9,10,11		90	n
Propagation delay time, enable to output	t _{PHL2}	V _{CC} = 4.5 V and 5.5 V C _L = 30 pF	01	9,10,11		50	n T

 $[\]frac{1}{2}$ Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

^{3.9 &}lt;u>Processing options</u>. Since the PROM is an unprogrammed memory capable of being programmed by either the manufacturer or the user to result in a wide variety of PROM configurations, two processing options are provided for selection in the contract, using an altered item drawing.


STANDARDIZED MILITARY DRAWING	SIZE A		78016
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

^{3.8 &}lt;u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.


Device types 01 and 02 Cases J and K A7 [] 24 Vcc A6 2 23 A8 A5 3 22 NC A4 4 21 CE 20 CE₂ A3 [5 19 CE3 A2 6 18 CE4 A1 7 17 08 A0 8 01 9 16 07 15 06 02 10 03 [[14 05 13 04 GND 12 FIGURE 1. Terminal connections (top view). SIZE **STANDARDIZED** 78016 A **MILITARY DRAWING REVISION LEVEL** SHEET DEFENSE ELECTRONICS SUPPLY CENTER 5 DAYTON, OHIO 45444

DESC FORM 193A SEP 87


☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




☆1.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




\$1.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913





章U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

- 3.9.1 Unprogrammed PROM delivered to the user. All testing shall be verified through group A testing as defined in table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.9.2 Manufacturer-programmed PROM delivered to the user. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing shall be satisfied by the manufacturer prior to delivery.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. All devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroups 9, 10, and 11. Either of two techniques is acceptable:
 - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, and 11, group A testing per the sampling plan specified in MIL-STD-883, method 5005.


STANDARDIZED MILITARY DRAWING	SIZE A			78016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	_	SHEET 11	

- (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming. If more than 2 devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable. Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than 2 total devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.
- d. Subgroups 7 and 8 must verify input to output logic combinations.

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004) for unprogrammed devices	1*, 2, 3, 7*, 8
Final electrical test parameters (method 5004) for programmed devices	1*, 2, 3, 7*, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

- * PDA applies to subgroups 1 and 7.
- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - c. The programmability sample (see 4.3.1c) shall be included in subgroup 1 tests.
- 4.4 Programming procedures for circuit C. The programming characteristics in table III and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 3 and the programming characteristics of table III shall apply to these procedures.
 - b. Terminate all device outputs with a 10 $\rm k\Omega$ resistor to V_{CC}. Bypass V_{CC} to ground with a 0.01 $\rm \mu F$ capacitor. Apply $\rm TE_1$ = V_{IL}, $\rm TE_2$ = $\rm TE_X$, $\rm TE_3$ = V_{IH} and $\rm TE_4$ = V_{IH}. Apply initial voltage of V_{IH} to $\rm TE_X$. Apply 0 volt to all other pins.



- c. Select the word to be programmed by applying $V_{\rm IL}$ or $V_{\rm IH}$ on the appropriate address pins. After a $T_{\rm D1}$ delay, raise $V_{\rm CCP}$.
- d. After a TD2 delay, raise the corresponding output pin to VOPF.
- e. After a T_{D3} delay, lower the programming control pin ($\overline{CE}\chi)$ to V_{IL} for a duration of $t_{\text{p}}.$ Return the programming control pin ($\overline{CE}\chi)$ to $V_{\text{IH}}.$
- f. After a Tp4 delay, lower the output to 0 volt.
- g. After a T_{D5} delay, repeat steps 4.4c through 4.4f for each output bit desired to be a logic one.
- h. After a Tp6 delay, apply VCCV to VCC pin.
- i. After a T_{D7} delay, lower \overline{CE}_X input to V_{IL} for a duration of T_V . A properly blown fuse will read V_{OL} , and an unblown fuse will read V_{OL} .
- j. After a T_{D8} delay, select a new address.
- k. After a Tp1 delay, return Vcc to Vccp.
- 1. Repeat steps 4.4c through 4.4k until all required addresses are programmed.
- m. To verify programming, after a T_{D7} delay with V_{CC} at V_{CCV} , lower \overline{CE}_X input to V_{IL} . Sequentially select all addresses in the memory. A properly blown fuse will read V_{OH} , and an unblown fuse will read V_{OL} .
- n. If any bit does not verify as programmed, it shall be considered a programming reject.
- 4.5 Programming procedures for circuit E. The programming characteristics in table IV and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 4 and the programming characteristics of table IV shall apply to these procedures.
 - b. Terminate all outputs with a 300 Ω resistor to V_{ONP}. Apply V_{IHP} to the CE₃, and CE₄ inputs and V_{ILP} to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ inputs.
 - c. Address the PROM with the binary address of the selected word to be programmed. Raise $v_{\rm CC}$ to $v_{\rm CCP}$.
 - d. After a delay of t₁, apply only one V_{OP} pulse with a duration of tp, t₂, and $d(V_{OP})/dt$ to the output selected for programming. After a delay of t₂ and $d(V_{OP})/dt$, pulse \overline{CE}_1 from V_{IHP} to V_{CEP} for the duration of t_p, $2d(V_{CE})/dt$, and t₃; \overline{CE}_1 is then to go to V_{ILP} level.
 - e. To verify programming after $\overline{\text{CE}}_1$ has been set to V_{IL} p, lower V_{CC} to V_{CCL} after a delay of t_4 . The programmed output should remain in the logic '1' state.
 - f. The outputs should be programmed one output at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
 - g. Repeat steps 4.5b and 4.5f for all other bits to be programmed.
 - h. If any bit does not verify as programmed, it shall be considered a programming reject.

STANDARDIZED MILITARY DRAWING	SIZE A			78016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	

	<u> </u>						
Parameter	 Symbol	Conditions	Min	Recommended	Max	Unit	
Programming voltage to V _{CC}	V _{CCP}	I _{CCP} = 425	8.5	8.75	9.0 	i V i	
Verify voltage	V _{CC} V		4.75	5.0 l	5.25	, V	
Forced output voltage (program)	V _{OPF} 2/ 3/	I _{OPF} = 300 μA	17.0	17.5	 18.0] Y 	
Output voltage, high level	I VOH		2.4		5.25	V	
Output voltage, low level	v _{oL}		0		0.45	V	
Input voltage, high level	IV _{IH}	I _{IH} = 50 μA	2.4	3.0	5.5	V	
Input voltage, low level	V _{IL}	I _{IL} = -500 μA	0	0	0.5	\ 	
V _{CC} delay time	IT _{D1}	50% Add to 10% V _{CCP}	10	10	25	μs	
V _{OUT} delay time	T _{D2}	90% V _{CCP} to 10% V _{OPF}	1	1 1	5	l l μs	
Pulse sequence delays	T _{D3} -T _{D8}	See figure 2	1	1	10	μ\$	
CE verify pulse width	Ty 4/	10% to 10%	5] 5 	10	μ:	
CE programming pulse width	 t _p <u>4</u> /	10% to 10%	10	10	25	 μ!	
V _{CC} rise time	IT _{R1}	10% to 90%	2] 7 	20	 μ! 	
V_{OUT} rise time	IT _{R2}	10% to 90%	17	 20 	35	 μ:	
V _{CC} fall time	T _{F1}	90% to 10%	1	4	10	μ	
V _{OUT} fall time	T _{F2}	90% to 10%	1 2	7	20	Ţμ	

If the overall program/verify cycle exceeds the recommended times, a 25 percent duty cycle must be used for V_{CCP}. V_{OPF} supply should regulate to ± 0.25 V at I_{OPF}. Maximum slew rate for V_{OPF} should be 1.0 V/ μ s. CEx rise time slew rate should be 1.0 V/ns maximum. CEx fall time slew rate should be 10.0 V/ns maximum.

STANDARDIZED MILITARY DRAWING	SIZE A	·	78016
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 14

TA	ABLE IV.	Program	ming chara	cteris	tics for circu	iit E.			
	C	[Candib		1 11	Limits Min Recommended			Unit
Parameter	Symbol 	l 	Condit T _C = +) M1 	n Keci	ommended 	Max	1
V _{CC} during programming	V _{CCP}				5.0			 5.5 	٧
High level input voltage during programming	V _{IHP}				2.4			5.5	 V
Low level input voltage during programming	V _{ILP}	 			0.0			 0.45 	V 1
Chip enable voltage during programming	IV _{CEP}	CE ₁ pir	1		114.5			15.5	٧
Output voltage during programming	V _{OP}	 			19.5			20.5	٧
Voltage on outputs not to be programmed	V _{ONP}				0			V _{CCP} +0.3	V
Current on outputs not to be programmed	I I _{ONP}	i ! !				 		20	mA
Rate of output voltage change	d(V _{OP})	 			20	 		250	V/μs
Rate of chip enable voltage change	d(VCE)	CE ₁ pi	n		100			1,000	 V /μs
	dt	<u> </u> 			<u> </u>			<u> </u>	i !
Programming period	tp]] [50 			100	μS
V _{CC} during programming verification	IV _{CCL}] 			4.	.5 		 5.0 	 μs
							·········		
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE A			78016				
				REVISION LEVEL	,	SHEE	т 15		

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/20802BXX.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, OH 45444, or telephone 513-296-5375.
- 6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Yendor CAGE number	Vendor similar part number <u>1</u> /	Replacement military specification part number	Programming method	
7801601JX <u>2</u> /	801601JX 2/ 18324 82S141/BJA M38510/2080 34335 AM27S31/BJA		M38510/20802BJX	C E	
7801601KX	18324 34335	82S141/BKA AM27S31/BKA	M38510/20802BKX	C E	
78016013X	34335	AM27S31/B3A		Ε	
7801601UX	34335	AM27S31/BUA		E	
7801602JX 7801602KX 78016023X 7801602UX	34335 34335 34335 34335 34335	AM27531A/BJA AM27531A/BKA AM27531A/B3A AM27531A/BUA		E E E	

- $\frac{1}{2}$ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ Not recommended for new design. Use M38510/20802BJX.

STANDARDIZED MILITARY DRAWING	SIZE A			78016	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	16

Vendor name Vendor CAGE and address number Signetics Corporation 4130 S. Market Court Sacramento, CA 95834 18324 Advanced Micro Devices, Inc. 901 Thompson Place P.O. Box 3453 34335 Sunnyvale, CA 94088 SIZE **STANDARDIZED** 78016 Α **MILITARY DRAWING** DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET 17 DAYTON, OHIO 45444

DESC FORM 193A SEP 87