

CMOS 8-BIT MICROCONTROLLER

**TMP90PR74ADF****1. OUTLINE AND CHARACTERISTICS**

The TMP90PR74A is a system evaluation LSI having a built in One-Time PROM (56K byte) for TMP90CR74A.

A programming and verification for the internal PROM is achieved by using a general EPROM programmer with an adapter socket.

The function of this device is exactly same as the TMP90CR74A by programming to the internal PROM.

| PARTS NO.    | PROM          | RAM          | PACKAGE                | ADAPTER<br>SOCKET NO. |
|--------------|---------------|--------------|------------------------|-----------------------|
| TMP90PR74ADF | 57344 × 8 bit | 1024 × 8 bit | QFP100<br>(22 × 22 mm) | BM1190                |

MCU90-629

■ 9097249 0043896 715 ■




Fig 1.1 TMP90PR74ADF Block Diagram

MCU90-630

9097249 0043897 651

## 2. PIN ASSIGNMENT AND FUNCTIONS

The pin assignment of TMP90PR74ADF is shown in Fig. 2.1 and its name and function are in Table 2.1.

### 2.1 Pin Assignment




Fig. 2.1 Pin Assignment of TMP90PR74ADF

MCU90-631

9097249 0043898 598

## 2.2 Pin name and pin functions

TMP90PR74A has two modes : MCU and PROM.

### (1) MCU mode

In this mode, the 90PR74A is pin compatible with the 90CR74A.

Table 2.1 Pin name and pin functions (1/4)

| Pin Name                                     | No. of Pins | I/O<br>Port structure                                         | Function                                                                                                                                                                                                       |
|----------------------------------------------|-------------|---------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P00 to P07                                   | 8           | I/O<br>3-state                                                | P00 to P07 : 8-bit I/O port. Input and output can be set in bit unit.                                                                                                                                          |
| P10 to P17                                   | 8           | I/O<br>3-state                                                | P10 to P17 : 8-bit I/O port. Input and output can be set in bit unit.                                                                                                                                          |
| P20<br>(TPG00 / TP0)<br>P21<br>(TPG01 / TP1) | 2           | I/O<br>3-state<br>Programmable<br>Open Drain                  | P20, P21 : 2-bit I/O port. Input and output can be set in bit unit.<br>TPG00/TPG01 : Timing Pulse Generator 0 (TPG0)<br>TP0/TP1 : Timing Pulse (TP) output.                                                    |
| P22<br>(VTP3 / CR)<br>P23<br>(VTP4 / HA)     | 2           | I/O<br>3-state<br>Programmable<br>Open Drain                  | P22, P23 : 2-bit I/O port. Input and output can be set in bit unit.<br>VTP3/VTP4 : Video Timing pulse (VTP) output.<br>CR : Color Rotary output.<br>HA : Head Amp switching signal output.                     |
| P24 (TP2 / TI3)                              | 1           | I/O<br>3-state<br>Programmable<br>Open Drain<br>Schmitt input | P24 : 1-bit I/O port. Input and output can be set in bit unit.<br>TP2 : Timing pulse (TP) output.<br>TI3 : Event count input for Timer3 (TC3).                                                                 |
| P25 (SCLK0)                                  | 1           | I/O<br>3-state<br>Schmitt input                               | P25 : 1-bit I/O port. Input and output can be set in bit unit.<br>SCLK0 : Serial clock input/output for SIO0.                                                                                                  |
| P26 (TXD0)                                   | 1           | I/O<br>3-state                                                | P26 : 1-bit I/O port. Input and output can be set in bit unit.<br>TXD0 : Serial transmit data output for SIO0.                                                                                                 |
| P27 (RXD0)                                   | 1           | I/O<br>3-state<br>Schmitt input                               | P27 : 1-bit I/O port. Input and output can be set in bit unit.<br>RXD0 : Serial receive data input for SIO0.                                                                                                   |
| P30<br>(AMPOUT)                              | 1           | I/O<br>3-state                                                | P30 : 1-bit I/O port. Input and output can be set in bit unit.<br>AMPOUT : Monitor output of Analog amp (CTL amp / CFG amp) for servo control.                                                                 |
| P31 (DFGPG)<br>P32 (RMTIN)<br>P33 (ACCK)     | 3           | I/O<br>3-state<br>Schmitt input                               | P31, P32, P33 : 3-bit I/O port. Input and output can be set in bit unit.<br>DFGPG : Input for Drum PG/FG composite signal.<br>RMTIN : Input for remote control signal.<br>ACCK : Input for AC power frequency. |
| P34<br>(TI0 / EXT)                           | 1           | I/O<br>3-state<br>Schmitt input                               | P34 : I/O port. Input and output can be set in bit unit.<br>TI0 : Event Count input for Timer0 (TC0).<br>EXT : External trigger input for Capture 0 (CAP0).                                                    |
| P35<br>(TI2 / TO3)                           | 1           | I/O<br>3-state<br>Schmitt input                               | P35 : 1-bit I/O port. Input and output can be set in bit unit.<br>TI2 : Event Count input for Timer2 (TC2).<br>TO3 : Timer3 (TC3) output.                                                                      |

MCU90-632

■ 9097249 0043899 424 ■

Table 2.1 Pin name and pin functions (2/4)

| Pin Name                                              | No. of Pins | I/O<br>Port structure                                         | Function                                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------------------|-------------|---------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P36<br>(TP3 / TPG12)                                  | 1           | I/O<br>3-state<br>Schmitt input                               | P36 : 1-bit I/O port. Input and output can be set in bit unit.<br>TP3 : Timing pulse (TP) output.<br>TPG12 : Timing pulse generator (TPG1) output.                                                                                                                                                                       |
| P37 (CAPFR)                                           | 1           | I/O<br>3-state<br>Programmable<br>Open Drain                  | P37 : 1-bit I/O port. Input and output can be set in bit unit.<br>CAPFR : Capstan motor control output.                                                                                                                                                                                                                  |
| P40 (DOTXI)<br>P41 (DOTXO)                            | 2           | I/O<br>3-state                                                | P40, P41 : 2-bit I/O port. Input and output can be set in bit unit.<br>DOTXI / DOTXO : Oscillator terminal for OSD dot-clock.                                                                                                                                                                                            |
| P42<br>(BLK / TXD1)                                   | 1           | I/O<br>Open Drain                                             | P42 : 1-bit I/O port. Input and output can be set in bit unit.<br>BLK : Blanking output for OSD.<br>TXD1 : Serial transmit data output for SIO1.                                                                                                                                                                         |
| P43 (CMPIN)<br>P44 (HDIN)                             | 2           | I/O<br>3-state<br>Schmitt input                               | P43, P44 : 2-bit I/O port. Input and output can be set in bit unit.<br>CMP IN : Comparator signal input for Head Amp switch.<br>HD IN : Horizontal sync. signal input.                                                                                                                                                   |
| P45<br>(BLK / RXD1)                                   | 1           | I/O<br>Open Drain<br>Schmitt input                            | P45 : 1-bit I/O port. Input and output can be set in bit unit.<br>B : Blue output from OSD.<br>RXD1 : Serial receive data input for SIO1.                                                                                                                                                                                |
| P46 (G / SC)<br>P47 (R / SY)                          | 2           | I/O<br>3-state                                                | P46, P47 : 2-bit I/O port. Input and output can be set in bit unit.<br>G, R : Green and Red output from OSD.<br>SC, SY : Chroma, luminance Signal output from OSD.                                                                                                                                                       |
| P50 (INT0)<br>P51 (INT1)                              | 2           | I/O<br>3-state<br>Schmitt input                               | P50, P51 : 2-bit I/O port. Input and output can be set in bit unit.<br>INT0, INT1 : External interrupt request.                                                                                                                                                                                                          |
| P52 (SDA0/<br>RXD2/VTP0)<br>P53 (SCL0/<br>SCLK2/VTP1) | 2           | I/O<br>3-state<br>Programmable<br>Open Drain<br>Schmitt input | P52, P53 : 2-bit I/O port. Input and output can be set in bit unit.<br>SDA0 : Serial data I/O for I <sup>2</sup> CBUS.<br>SCL0 : Serial clock I/O for I <sup>2</sup> CBUS.<br>RXD2 : Serial receive data input for SIO2.<br>SCLK2 : Serial clock input/output for SIO2.<br>VTP0, VTP1 : Video timing pulse (VTP) output. |
| P54<br>(TXD2/VTP2)                                    | 1           | I/O<br>3-state<br>Schmitt input                               | P54 : 1-bit I/O port. Input and output can be set.<br>TXD2 : Serial transmit data output for SIO2.<br>VTP2 : Video timing pulse (VTP) output.                                                                                                                                                                            |
| P55 (SDA1)<br>P56 (SCL1)                              | 2           | I/O<br>3-state<br>Open Drain<br>Schmitt input                 | P55, P56 : 2-bit I/O port. Input and output can be set in bit unit.<br>SDA1 : Serial data input/output for I <sup>2</sup> CBUS.<br>SCL1 : Serial clock input/output for I <sup>2</sup> CBUS.                                                                                                                             |
| P57 (SCLK1)                                           | 1           | I/O<br>Open Drain<br>Schmitt input                            | P57 : 1-bit I/O port. Input and output can be set.<br>SCLK1 : Serial clock input/output for SIO1.                                                                                                                                                                                                                        |

MCU90-633

■ 9097249 0043900 T76 ■

Table 2.1 Pin name and pin functions (3/4)

| Pin Name                                             | No. of Pins | I/O Port structure                              | Function                                                                                                                                            |
|------------------------------------------------------|-------------|-------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| P60 (AIN0) to P67 (AIN7)<br>P70 (AIN8) to P71 (AIN9) | 10          | Input                                           | P60 to P67 : 8-bit input port.<br>P70, P71 : 2-bit input port.<br>AIN0 to AIN9 : Analog input for A/D converter.                                    |
| P72 (XTIN)<br>P73 (XTOUT)                            | 2           | I/O<br>3-state                                  | P72, P73 : 2-bit I/O port. Input and output can be set in bit unit.<br>XTIN, XTOUT : Oscillator terminals for slow clock (32.768 kHz)               |
| P74 (PWM2 / PWM3)                                    | 1           | Output<br>3-state<br>Programmable<br>Open Drain | P74 : 1-bit output port.<br>PWM2/PWM3 : 8-bit / 14-bit PWM (PWM2 / PWM3) output.                                                                    |
| P80<br>P81                                           | 2           | Output<br>3-state                               | P80, P81 : 2-bit output port.                                                                                                                       |
| PWM0<br>PWM1                                         | 2           | Output<br>3-state<br>Programmable<br>Open Drain | PWM0 : 12-bit PWM (PWM0) output.<br>PWM1 : 12-bit PWM (PWM1) output.                                                                                |
| VASWP                                                | 1           | Output<br>3-state                               | Video / Audio head switching control signal output.                                                                                                 |
| CSYNC                                                | 1           | Input<br>Schmitt input                          | Composite sync. signal input.                                                                                                                       |
| CTLBIAS                                              | 1           | —                                               | Bias terminal for control (CTL) amplifier.                                                                                                          |
| RPCTL                                                | 1           | I/O                                             | Input and output for Control (CTL) signal.                                                                                                          |
| CBIN                                                 | 1           | Input                                           | Bias input terminal for control (CTL) amplifier.                                                                                                    |
| CTL0<br>CTL1                                         | 2           | Output                                          | CTL amplifier output for gain switching.                                                                                                            |
| CNFB                                                 | 1           | Input                                           | Negative feed-back terminal of CTL amplifier.                                                                                                       |
| PDP (AIN10)                                          | 1           |                                                 | PDP : Terminal for Peak-Hold capacitor which keeps plus (positive) peak for control (CTL) Amplifier.<br>AIN10 : Analog input for PDP level monitor. |
| PDM (AIN11)                                          | 1           |                                                 | PDM : Terminal for Peak-Hold capacitor which keeps plus (positive) peak for control (CTL) Amplifier.<br>AIN11 : Analog input for PDM level monitor. |

MCU90-634

■ 9097249 0043901 902 ■

Table 2.1 Pin name and pin functions (4/4)

| Pin Name       | No. of Pins | I/O<br>Port structure  | Function                                                                                                                         |
|----------------|-------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| CFGA           | 1           | Output                 | Capstan FG amplifier (CFGA amp.) output.                                                                                         |
| CFGA IN        | 1           | Input                  | Capstan FG amplifier (CFGA amp.) input.                                                                                          |
| CFG BIAS       | 1           | —                      | Capstan FG amplifier bias terminal.                                                                                              |
| CFGB IN        | 1           | Input                  | Capstan FG amplifier (CFGB amp.) input.                                                                                          |
| CFGB           | 1           | Output                 | Capstan FG amplifier (CFGB amp.) output.                                                                                         |
| VIDEO          | 1           | Output                 | OSD video signal output.                                                                                                         |
| PV / BLK       | 1           | Output<br>4-state      | Pseudo V-SYNC (PV) output / On Screen Display (OSD) Blanking (BLK) output.                                                       |
| VDIN           | 1           | Input<br>Schmitt input | Vertical sync signal input.                                                                                                      |
| XI, XO         | 2           | Input, Output          | Oscillator terminals for 4fsc clock of OSD                                                                                       |
| CLK            | 1           | Output                 | Clock output : 1/2 or 1/4 of system clock (16 MHz) is output. During RESET operation, output stays high. (Pulled up internally). |
| TEST           | 1           | Input                  | Test terminal : Should be connected to high.                                                                                     |
| XIN, XOUT      | 2           | Input, Output          | Oscillator terminals for main clock (16 MHz)                                                                                     |
| RESET          | 1           | Input<br>Schmitt input | System reset input.                                                                                                              |
| DVCC1<br>DVCC2 | 2           | —                      | Digital Power supply.                                                                                                            |
| DGND1<br>DGND2 | 2           | —                      | Digital Ground.                                                                                                                  |
| AVCC1<br>AVCC2 | 1           | —                      | Analog Power supply.                                                                                                             |
| AGND1<br>AGND2 | 1           | —                      | Analog Ground.                                                                                                                   |
| ADREF          | 1           | —                      | A/D converter reference voltage.                                                                                                 |
| ADGND          | 1           | —                      | A/D converter Ground.                                                                                                            |

MCU90-635

■ 9097249 0043902 849 ■

## (2) PROM mode pin functions pin disposal

Table 2.2 (2) PROM mode name and function, pin disposal

| Pin function name | No. of pins | I/O          | Function                            | Pin name (MCU mode) |
|-------------------|-------------|--------------|-------------------------------------|---------------------|
| A7 to A0          | 8           | Input        | Address Input                       | P27 to P20          |
| A15 to A8         | 8           | Input        |                                     | P17 to P10          |
| A16               | 1           | Input        |                                     | P35                 |
| D7 to D0          | 8           | I/O          | Data Input / Output                 | P07 to P00          |
| OE                | 1           | Input        | Output Enable Signal Input          | P80                 |
| CE                | 1           | Input        | Chip Enable Signal Input            | P34                 |
| PGM               | 1           | Input        | Program control Input               | P81                 |
| VPP               | 1           | power supply | 12.5 V / 5 V (Program power supply) | TEST                |
| VCC               | 2           | power supply | 5 V                                 | DVCC1, DVCC2        |
| GND               | 2           | power supply | 0 V                                 | DGND1, DGND2        |

| Pin name   | No. of pins | I/O    | Pin Setting              |
|------------|-------------|--------|--------------------------|
| P37 to P36 | 2           | I/O    | Be fixed to "L" level    |
| P33        | 1           | I/O    | Be fixed to "L" level    |
| P32 to P31 | 2           | I/O    | Be fixed to "H" level    |
| P30        | 1           | I/O    | Be fixed to "L" level    |
| P47 to P40 | 8           | I/O    | Be fixed to "L" level    |
| P57 to P50 | 8           | I/O    | Be fixed to "L" level    |
| P67 to P60 | 8           | Input  | Be fixed to "L" level    |
| P74        | 1           | Output | Open                     |
| P73 to P72 | 2           | I/O    | Be fixed to "L" level    |
| P71 to P70 | 2           | Input  | Be fixed to "L" level    |
| PWM0, PWM1 | 2           | Output | Open                     |
| ADREF      | 1           |        | Be fixed to "L" level    |
| ADGND      | 1           |        | Be fixed to "L" level    |
| RESET      | 1           | Input  | Be fixed to "L" level    |
| CLK        | 1           | Input  | Be fixed to "L" level    |
| X1         | 1           | Input  | Resonator connection pin |
| X2         | 1           | Output |                          |
| (Other)    | 24          |        | Open                     |

MCU90-636

 9097249 0043903 785 

### 3. OPERATION

The TMP90PR74A is the OTP version of the TMP90CR74A that is replaced an internal ROM from Mask ROM to EPROM.

Refer to the TMP90PR74A except the functions which are not described this section.

The following is an explanation of the hardware configuration and operation in relation to the TMP90CR74A.

The TMP90PR74A has an MCU mode and a PROM mode.

#### 3.1 MCU Mode


##### (1) Mode Setting and Function

The MCU mode is set by opening the CLK pin (Output status).


In the MCU mode, the operation is same as that of TMP90CR74A.

##### (2) Memory Map

Figure 3.1.1 show the memory map of TMP90PR74A.



(a) Memory map for CPU



(b) Memory map for OSD control RAM and character ROM

Figure 3.1.1 TMP90PR74A Memory Map

### 3.2 PROM Mode

#### (1) Mode Setting and Function

PROM mode is set by setting the  $\overline{\text{RESET}}$  and CLK pins to the "L" level, and P32, P33 pins to the "H" level.

The programming and verification for the internal PROM is achieved by using a general EPROM programmer with the adaptor socket. The device selection (ROM Type) should be "TC571000D" with following conditions.


Size : 1M bit (128K  $\times$  8 bit), VPP : 12.75V  $\pm$  0.25V, TPW : 0.1 ms

VCC: 6.25V  $\pm$  0.25V

Address area: 0000H to DFFFH

Electric Signature function: not exist

Figure 3.2.1 shows the setting of pins in PROM mode.



- For other pins, refer to the section on pin function (Table 2.2 (2))
- Use the 10 M to 16 MHz resonator in case of programming and verification by a general EPROM programmer.

Figure 3.2.1 PROM Mode Pin Setting

## (2) Programming Flow Chart

The high-speed programming mode is achieved by applying the program voltage (+ 12.75 V) to the Vpp pin when Vcc = 6.25 V. After the address and input data are stable, the data is programmed by applying a single 0.1 ms program pulse to the  $\overline{CE}$  input. The programmed data is verified. If incorrect, another 0.1 ms program pulse is applied and then the programmed data is verified. This process should be repeated (up to 25 times) until the program operates correctly. After that, change the address and input data, and program as before. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5 V.

Figure 3.2.2 shows the programming flowchart.

## (3) How to program using a general-purpose PROM programmer

## i) Adapters

BM1190

## ii) Adapter setting

Switch (SW1) is set to side N.

## iii) PROM programmer specifying

PROM type is specified to TC571000AD.

Writing voltage : 12.75 V (High-speed program mode)

## iv) Data transfer (Copy) (Note1)

TMP90PR74A has a program PROM (address 0000 to DFFFH) and a OSD display character generator PROM (address 10000 to 13FFFH).

They are allocated in different address areas. They must be separately transferred to the PROM programmer.

0000 to DFFFH : Program EPROM

10000 to 13FFFH : Character generator EPROM

## v) Writing address is specified

Program EPROM

Start address : 0000H

End address : DFFFH

Character-generator EPROM (Note2)

Start address : 10000H

End address : 13FFFH

## vi) Writing

Writing/Verifying is required to be executed in accordance with PROM programmer operating procedure.

Note1) TMP90PR74A does not support the electric signature mode. If the signature is used in PROM program, a device is damaged. The signature must not be used.

Note2) Data of the character generator consists of 6 bits. Unnecessary upper 2 bits must be written by "1".

## (4) Setting of the security bit

TMP90PR74A has the security bit (1 bit) in the PROM cell. If the security bit is programmed to "0", the content of the PROM is disable to read in PROM mode.

Note1) The PROM data for the character generator can be always read even if the security bit is set.

MCU90-640

■ 9097249 0043907 320 ■

## How to program the security bit

First, set a switch (SW1) of the adapter socket to the S side. Additionally, set the start and end addresses to "0000H" by writing FEH in the address 0000H of the PROM programmer. Program according to the operating procedures of the PROM programmer. Thus, the built-in PROM is set to be the security bit.

Start address : 0000H  
 End address : 0000H  
 Data of Address 0000H : FEH

## (5) Flowchart




Figure 3.2.2 Flowchart

MCU90-641

■ 9097249 0043908 267 ■

## 4. ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub> = 0 V)

| PARAMETER                     | SYMBOL              | PINS (or note)                                            | RATING                         | UNIT |
|-------------------------------|---------------------|-----------------------------------------------------------|--------------------------------|------|
| Supply voltage                | V <sub>CC</sub>     | DVCC1, DVCC2, AVCC1, AVCC2                                | - 0.5 to + 6.5                 | V    |
| Programming voltage           | V <sub>PP</sub>     | TEST                                                      | - 0.5 to + 14                  | V    |
| Input voltage                 | V <sub>IN</sub>     |                                                           | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| Output Voltage                | V <sub>OUT1</sub>   |                                                           | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| Output Current (Per 1 pin)    | I <sub>OUT1</sub>   | Analog output pin (Source current)                        | - 10                           | mA   |
|                               | I <sub>OUT2</sub>   | Digital output pin (Source current)                       | - 3.2                          | mA   |
|                               | I <sub>OUT3</sub>   | Analog output pin (Sink current)                          | 10                             | mA   |
|                               | I <sub>OUT4</sub>   | Digital output pin (Sink current)                         | 3.2                            | mA   |
| Output Current (Total)        | ΣI <sub>M</sub>     | ΣI <sub>M</sub> = ΣI <sub>OUT1</sub> + ΣI <sub>OUT2</sub> | - 50                           | mA   |
|                               | ΣI <sub>P</sub>     | ΣI <sub>P</sub> = ΣI <sub>OUT3</sub> + ΣI <sub>OUT4</sub> | 100                            | mA   |
| Power Dissipation (Ta = 70°C) | P <sub>D</sub>      |                                                           | 700                            | mW   |
| Soldering Temperature (time)  | T <sub>SOLDER</sub> |                                                           | 260 (10 s)                     | °C   |
| Storage Temperature           | T <sub>STG</sub>    |                                                           | - 65 to + 150                  | °C   |
| Operating Temperature         | T <sub>opr</sub>    |                                                           | - 20 to + 70                   | °C   |

## RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = - 20 to + 70 °C)

| PARAMETER          |                      | CONDITION                | SYMBOL           | Min.                   | Max.                   | UNIT |
|--------------------|----------------------|--------------------------|------------------|------------------------|------------------------|------|
| Supply voltage     |                      | f <sub>c</sub> = 16 MHz  | V <sub>CCf</sub> | 4.75                   | 5.25                   | V    |
|                    |                      | f <sub>s</sub> = 32 kHz  | V <sub>CCS</sub> | 3.00                   |                        | V    |
| Input High Voltage | Normal input         | V <sub>CC</sub> ≥ 4.75 V | V <sub>IH1</sub> | V <sub>CC</sub> × 0.70 | V <sub>CC</sub>        | V    |
|                    | Hysteresis input     | V <sub>CC</sub> ≥ 4.75 V | V <sub>IH2</sub> | V <sub>CC</sub> × 0.75 |                        | V    |
|                    | All of digital input | V <sub>CC</sub> < 4.75 V | V <sub>IH3</sub> | V <sub>CC</sub> × 0.90 |                        | V    |
| Input Low Voltage  | Normal input         | V <sub>CC</sub> ≥ 4.75 V | V <sub>IL1</sub> | 0                      | V <sub>CC</sub> × 0.30 | V    |
|                    | Hysteresis input     | V <sub>CC</sub> ≥ 4.75 V | V <sub>IL2</sub> |                        | V <sub>CC</sub> × 0.25 | V    |
|                    | All of digital input | V <sub>CC</sub> < 4.75 V | V <sub>IL3</sub> |                        | V <sub>CC</sub> × 0.10 | V    |
| Clock Frequency    | XIN / XOUT           |                          | f <sub>c</sub>   | -                      | 16.0                   | MHz  |
|                    | XTIN / XTOUT         |                          | f <sub>s</sub>   | 30.0                   | 34.0                   | kHz  |

MCU90-642

■ 9097249 0043909 1T3 ■

## DC Characteristics

(Topr = -20 to +70 °C)

| PARAMETER                                            | CONDITION                                                    | SYMBOL                                              | Min.           | Typ. | Max.     | UNIT          |
|------------------------------------------------------|--------------------------------------------------------------|-----------------------------------------------------|----------------|------|----------|---------------|
| Digital Current consumption                          | NORMAL                                                       | $V_{CC} = 5.5\text{ V}$                             | $I_{CCO1}$     | —    | 60       | mA            |
|                                                      | IDLE                                                         | $f_c = 16\text{ MHz}$ , $f_s = 32.8\text{ kHz}$     | $I_{CCL1}$     | —    | 25       | mA            |
|                                                      | SLOW                                                         | $V_{CC} = 3\text{ V}$ , $0 \leq V_{IN} \leq V_{CC}$ | $I_{CCO2}$     | —    | 150      | $\mu\text{A}$ |
|                                                      | SLEEP                                                        |                                                     | $I_{CCL2}$     | —    | 80       | $\mu\text{A}$ |
|                                                      | STOP                                                         | $V_{CC} = 5.25\text{ V}$                            | $I_{CCS}$      | —    | 50       | $\mu\text{A}$ |
| Analog Current consumption                           | NORMAL                                                       | $AV_{CC1} = AV_{CC2} = 5.0\text{ V}$                | $I_{CCA}$      | —    | 25       | mA            |
| High-level output voltage                            | $V_{CC} = 4.5\text{ V}$ , $I_{OH} = -0.7\text{ mA}$          | $V_{IH1}$                                           | $V_{CC} - 0.4$ | —    | —        | V             |
| High-level output voltage                            | $V_{CC} = 4.5\text{ V}$ , $I_{OH} = -200\text{ }\mu\text{A}$ | $V_{OH2}$                                           | 2.4            | —    | —        | V             |
| Low-level output voltage                             | $V_{CC} = 4.5\text{ V}$ , $I_{OL} = 1.6\text{ mA}$           | $V_{OL1}$                                           | —              | —    | 0.4      | V             |
| Low-level output voltage (i <sup>2</sup> C Bus port) | $V_{CC} = 4.5\text{ V}$ , $I_{OL} = 3.0\text{ mA}$           | $V_{OL2}$                                           | —              | —    | 0.4      | V             |
| Hysteresis voltage                                   |                                                              | $V_{H5}$                                            | —              | 0.70 | —        | V             |
| INPUT Leakage Current                                | $0\text{ V} \leq V_{in} \leq V_{CC}$                         | $I_{Li}$                                            | —              | 0.05 | $\pm 10$ | $\mu\text{A}$ |
| OUTPUT Leakage Current                               | $0.2\text{ V} \leq V_{OUT} \leq V_{CC} - 0.2\text{ V}$       | $I_{LO}$                                            | —              | 0.05 | $\pm 10$ | $\mu\text{A}$ |
| RESET pin Pull-up resistor                           | $V_{CC} = 5.5\text{ V}$ , $V_{in} = 0.2\text{ V}$            | $I_{RST}$                                           | 30             | —    | 120      | $\mu\text{A}$ |

## A/D Conversion characteristic

(Topr = -20 to +70 °C,  $V_{CC} = 4.75$  to  $5.25\text{ V}$ )

| PARAMETER                                                    | SYMBOL     | Min.           | Typ.     | Max.      | UNIT |
|--------------------------------------------------------------|------------|----------------|----------|-----------|------|
| Analog Reference Voltage                                     | $V_{REF}$  | $V_{CC} - 1.5$ | $V_{CC}$ | $V_{CC}$  | V    |
|                                                              | $V_{AGND}$ | $V_{SS}$       | $V_{SS}$ | $V_{SS}$  | V    |
| Analog Input voltage                                         | $V_{AIN}$  | $V_{AGND}$     |          | $V_{REF}$ | V    |
| Supply Current for ADREF                                     | $I_{REF}$  | —              | 0.6      | 1.0       | mA   |
| Total error (Ta = 25 °C, $V_{CC} = V_{REF} = 5.0\text{ V}$ ) |            | —              | —        | $\pm 3$   | LSB  |

MCU90-643



## Characteristics of CTL AMP

(Topr = -20 to +70 °C, V<sub>CC</sub> = 5.0 V)

| BLOCK                  | PARAMETER                        | SYMBOL             | Min. | Typ. | Max. | UNIT | CONDITION                                                                    |
|------------------------|----------------------------------|--------------------|------|------|------|------|------------------------------------------------------------------------------|
| CTL<br>BIAS AMP        | No load output voltage           | V <sub>CB</sub>    | 2.4  | 2.5  | 2.6  | V    | No load                                                                      |
|                        | Output voltage (with high load)  | V <sub>CBH</sub>   | -    | -    | +70  | mV   | I <sub>si</sub> = 5 mA, Difference from V <sub>CB</sub>                      |
|                        | Output voltage (with low load)   | V <sub>CBL</sub>   | -70  | -    | -    | mV   | I <sub>so</sub> = -5 mA, Difference from V <sub>CB</sub>                     |
| REC CTL AMP            | HIGH output voltage              | V <sub>ROH</sub>   | 3.2  | -    | -    | V    | I <sub>so</sub> = -5 mA                                                      |
|                        | LOW output voltage               | V <sub>ROL</sub>   | -    | -    | 1.8  | V    | I <sub>si</sub> = 5 mA                                                       |
|                        | D/A CONVERTER Differential error | V <sub>RDA</sub>   | -    | -    | ± ½  | LSB  |                                                                              |
|                        | SW REC internal resistance       | R <sub>REC</sub>   | 55   | 85   | 130  | Ω    | ON by SW REC                                                                 |
| PB CTL AMP             | Input offset voltage             | V <sub>COF</sub>   | -15  | -    | +15  | mV   | RPCTL terminal                                                               |
|                        | Input bias current               | I <sub>CIB1</sub>  | -750 | -    | +750 | nA   | RPCTL terminal                                                               |
|                        |                                  | I <sub>CIB2</sub>  | -750 | -    | +750 | nA   | CNFB terminal                                                                |
|                        | HIGH output voltage              | V <sub>COH</sub>   | 3.6  | -    | -    | V    | I <sub>so</sub> = -2 mA                                                      |
|                        | LOW output voltage               | V <sub>COL</sub>   | -    | -    | 1.2  | V    | I <sub>si</sub> = 2 mA                                                       |
|                        | Voltage gain                     | G <sub>C1</sub>    | -    | 60   | -    | dB   | f: 1 kHz, V <sub>in</sub> : 1 mV, 60 dB                                      |
|                        |                                  | G <sub>C2</sub>    | -    | 51   | -    | dB   | f: 10 kHz, V <sub>in</sub> : 1 mV, 60 dB                                     |
|                        | Feed back resistance             | R <sub>SHORT</sub> | 5    | 10   | 20   | kΩ   | Fig 3.20.1 (a) r3, SW internal resistance                                    |
|                        |                                  | R <sub>AMP2</sub>  | 20   | 40   | 60   | kΩ   | Fig 3.20.1 (a) r4, SW internal resistance                                    |
|                        | Resistance of Analog SW          | R <sub>PB</sub>    | -    | -    | 500  | Ω    | ON by SWPLY                                                                  |
|                        |                                  | R <sub>BIAS</sub>  | -    | -    | 500  | Ω    | ON by SWBAS                                                                  |
|                        |                                  | R <sub>AMP0</sub>  | -    | -    | 500  | Ω    | ON by <CAMP0>                                                                |
|                        |                                  | R <sub>AMP1</sub>  | -    | -    | 500  | Ω    | ON by <CAMP1>                                                                |
| CTL PLUS<br>SCHUMITTE  | PDP Charge current               | I <sub>CP</sub>    | 4    | -    | -    | mA   | V <sub>COH</sub> = 3.5 V, V <sub>PDP</sub> = 2.0 V                           |
|                        | PDP Leakage current              | I <sub>LP</sub>    | -    | -    | -350 | nA   | V <sub>COL</sub> = 1.5 V, V <sub>PDP</sub> = 2.5 V<br>R <sub>PDP</sub> : OFF |
|                        | PDP Maximum output voltage       | V <sub>OP</sub>    | 4.3  | 4.7  | -    | V    | Charge current: 0.1 mA                                                       |
|                        | PHSPDUP Resistance               | R <sub>PDP</sub>   | 5    | 10   | 20   | kΩ   | Fig 3.20.1 (a) r5, r6, SW internal resistance                                |
|                        | 1/2 level of Peak-hold Schmitt   | V <sub>CSPA</sub>  | -    | 50   | -    | %    |                                                                              |
|                        | Manual Schmitt level             | V <sub>CSP1</sub>  | -    | 100  | -    | mV   | 100 mV mode (to V <sub>CB</sub> )                                            |
|                        |                                  | V <sub>CSP2</sub>  | -    | 200  | -    | mV   | 200 mV mode (to V <sub>CB</sub> )                                            |
|                        |                                  | V <sub>CSP3</sub>  | -    | 300  | -    | mV   | 300 mV mode (to V <sub>CB</sub> )                                            |
|                        |                                  | V <sub>CSP4</sub>  | -    | 500  | -    | mV   | 500 mV mode (to V <sub>CB</sub> )                                            |
|                        | Noise Limit (plus)               | V <sub>CSPL</sub>  | -    | 100  | -    | mV   | to V <sub>CB</sub>                                                           |
| CTL MINUS<br>SCHUMITTE | PDM Charge current               | I <sub>CM</sub>    | -4   | -    | -    | mA   | V <sub>camp</sub> = 1.5V, V <sub>pdp</sub> = 2.5V                            |
|                        | PDM Leakage current              | I <sub>LM</sub>    | -    | -    | -10  | nA   | V <sub>camp</sub> = 3.5V, V <sub>pdp</sub> = 2.5V<br>R <sub>PDM</sub> : OFF  |
|                        | PDM Minimum output voltage       | V <sub>OM</sub>    | -    | 0.3  | 0.7  | V    | Charge current: -0.1 mA                                                      |
|                        | PHSPDUP Resistance               | R <sub>PDM</sub>   | 5    | 10   | 20   | kΩ   |                                                                              |
|                        | 1/2 level of Peak-hold Schmitt   | V <sub>CSMA</sub>  | -    | 50   | -    | %    |                                                                              |
|                        | Manual Schmitt level             | V <sub>CSM1</sub>  | -    | -100 | -    | mV   | -100 mV mode (to V <sub>CB</sub> )                                           |
|                        |                                  | V <sub>CSM2</sub>  | -    | -200 | -    | mV   | -200 mV mode (to V <sub>CB</sub> )                                           |
|                        |                                  | V <sub>CSM3</sub>  | -    | -300 | -    | mV   | -300 mV mode (to V <sub>CB</sub> )                                           |
|                        |                                  | V <sub>CSM4</sub>  | -    | -500 | -    | mV   | -500 mV mode (to V <sub>CB</sub> )                                           |
|                        | Noise Limit (minus)              | V <sub>CSML</sub>  | -    | -100 | -    | mV   | (to V <sub>CB</sub> )                                                        |

MCU90-644

9097249 0043911 851

## Characteristics of CFG AMP

(Topr = -20 to +70 °C, V<sub>CC</sub> = 5.0 V)

| BLOCK          | PARAMETER                       | SYMBOL             | Min. | Typ. | Max. | UNIT | CONDITION                                                |
|----------------|---------------------------------|--------------------|------|------|------|------|----------------------------------------------------------|
| FG BIAS AMP    | No load output voltage          | V <sub>FB</sub>    | 2.4  | 2.5  | 2.6  | V    | No load                                                  |
|                | Output voltage (with high load) | V <sub>FBH</sub>   | -    | -    | +150 | mV   | I <sub>si</sub> = 5 mA, Difference from V <sub>FB</sub>  |
|                | Output voltage (with low load)  | V <sub>FBL</sub>   | -150 | -    | -    | mV   | I <sub>so</sub> = -5 mA, Difference from V <sub>FB</sub> |
| FG A AMP       | Input offset voltage            | V <sub>FAOF</sub>  | -15  | -    | +15  | mV   |                                                          |
|                | Input bias voltage              | V <sub>FAI</sub>   | -750 | -    | +750 | nA   |                                                          |
|                | HIGH output voltage             | V <sub>FAOH</sub>  | 4.3  | 4.7  | -    | V    | I <sub>so</sub> = -0.2 mA                                |
|                | LOW output voltage              | V <sub>FAOL</sub>  | -    | 0.3  | 0.7  | V    | I <sub>si</sub> = 0.2 mA                                 |
|                | Voltage gain                    | G <sub>FA1</sub>   | -    | 40   | -    | dB   | f : 1 kHz, Vin : 10mV, 40dB                              |
|                |                                 | G <sub>FA2</sub>   | -    | 37   | -    | dB   | f : 10 kHz, Vin : 10mV, 40dB                             |
| FG B AMP       | Input offset voltage            | V <sub>FBOF</sub>  | -15  | -    | +15  | mV   |                                                          |
|                | Input bias voltage              | I <sub>FB1</sub>   | -750 | -    | +750 | nA   |                                                          |
|                | HIGH output voltage             | V <sub>FBOH</sub>  | 4.3  | 4.7  | -    | V    | I <sub>so</sub> = -0.2 mA                                |
|                | LOW output voltage              | V <sub>FBOI</sub>  | -    | 0.3  | 0.7  | V    | I <sub>si</sub> = 0.2 mA                                 |
|                | Voltage gain                    | G <sub>FB1</sub>   | -    | 40   | -    | dB   | f : 1 kHz, Vin : 10mV, 40dB                              |
|                |                                 | G <sub>FB2</sub>   | -    | 37   | -    | dB   | f : 10 kHz, Vin : 1mV, 40dB                              |
| FG A SCHUMITTE | P Schmitt Voltage 1             | V <sub>FASP1</sub> | -    | 80   | -    | mV   | 80 mV mode (to V <sub>FB</sub> )                         |
|                | P Schmitt Voltage 2             | V <sub>FASP2</sub> | -    | 120  | -    | mV   | 120 mV mode (to V <sub>FB</sub> )                        |
|                | M Schmitt Voltage 1             | V <sub>FASM1</sub> | -    | -80  | -    | mV   | -80 mV mode (to V <sub>FB</sub> )                        |
|                | M Schmitt Voltage 2             | V <sub>FASM2</sub> | -    | -120 | -    | mV   | -120 mV mode (to V <sub>FB</sub> )                       |
| FG B SCHUMITTE | P Schmitt Voltage 1             | V <sub>Fbsp1</sub> | -    | 80   | -    | mV   | 80 mV mode (to V <sub>FB</sub> )                         |
|                | P Schmitt Voltage 2             | V <sub>Fbsp2</sub> | -    | 120  | -    | mV   | 120 mV mode (to V <sub>FB</sub> )                        |
|                | M Schmitt Voltage 1             | V <sub>FBSM1</sub> | -    | -80  | -    | mV   | -80 mV mode (to V <sub>FB</sub> )                        |
|                | M Schmitt Voltage 2             | V <sub>FBSM2</sub> | -    | -120 | -    | mV   | -120 mV mode (to V <sub>FB</sub> )                       |

MCU90-645

■ 9097249 0043912 798 ■

## Characteristics of OSD AMP

(Topr = -20 to +70 °C,  $V_{CC} = 5.0$  V)

| OUTPUT PIN | PARAMETER                            | SYMBOL            | Min. | Typ. | Max. | UNIT             | NOTE                               |
|------------|--------------------------------------|-------------------|------|------|------|------------------|------------------------------------|
| SC         | Bias voltage                         | $V_B$             | —    | 2.5  | —    | V                |                                    |
|            | Burst amplitude                      | $V_b$             | —    | 0.29 | —    | V <sub>p-p</sub> |                                    |
|            | Chroma amplitude 1 / Burst amplitude | $V_1 / V_b$       | —    | 2.0  | —    | —                |                                    |
| SY         | Sync. tip level                      | $V_S$             | —    | 1.60 | —    | V                |                                    |
|            | Sync. to Pedestal                    | $\Delta V_{SP}$   | —    | 0.60 | —    | V                | $\Delta V_{SP} = V_P - V_S$        |
|            | Sync. to Luminance voltage 0         | $\Delta V_{S0}$   | —    | 0.66 | —    | V                | $\Delta V_{S0} = V_0 - V_S$        |
|            | Sync. to Luminance voltage 1         | $\Delta V_{S1}$   | —    | 0.80 | —    | V                | $\Delta V_{S1} = V_1 - V_S$        |
|            | Sync. to Luminance voltage 2         | $\Delta V_{S2}$   | —    | 1.08 | —    | V                | $\Delta V_{S2} = V_2 - V_S$        |
|            | Sync. to Luminance voltage 3         | $\Delta V_{S3}$   | —    | 1.50 | —    | V                | $\Delta V_{S3} = V_3 - V_S$        |
|            | Sync. to 100% White Level            | $\Delta V_{SW}$   | —    | 2.00 | —    | V                | $\Delta V_{SW} = V_W - V_S$        |
| VIDEO      | Color Burst amplitude                | $V_{Cb}$          | —    | 0.29 | —    | V <sub>p-p</sub> |                                    |
|            | Chroma amplitude 1 / Burst amplitude | $V_{C1} / V_{Cb}$ | —    | 2.0  | —    | —                |                                    |
|            | Sync. tip level                      | $V_{IS}$          | —    | 1.00 | —    | V                |                                    |
|            | Sync. to Pedestal                    | $\Delta V_{ISP}$  | —    | 0.30 | —    | V                | $\Delta V_{ISP} = V_{IP} - V_{IS}$ |
|            | Sync. to Luminance voltage 0         | $\Delta V_{IS0}$  | —    | 0.33 | —    | V                | $\Delta V_{IS0} = V_{I0} - V_{IS}$ |
|            | Sync. to Luminance voltage 1         | $\Delta V_{IS1}$  | —    | 0.40 | —    | V                | $\Delta V_{IS1} = V_{I1} - V_{IS}$ |
|            | Sync. to Luminance voltage 2         | $\Delta V_{IS2}$  | —    | 0.54 | —    | V                | $\Delta V_{IS2} = V_{I2} - V_{IS}$ |
|            | Sync. to Luminance voltage 3         | $\Delta V_{IS3}$  | —    | 0.75 | —    | V                | $\Delta V_{IS3} = V_{I3} - V_{IS}$ |
|            | Sync. to 100% White Level            | $\Delta V_{ISW}$  | —    | 1.00 | —    | V                | $\Delta V_{ISW} = V_{IW} - V_{IS}$ |




Fig 4.1 OSD VIDEO Output Waveform

MCU90-646

 9097249 0043913 624

Characteristics of PV/BLK

(Topr = - 20 to + 70 °C、VCC = 5.00 V)

| MODE       | PARAMETER                   | SYMBOL         | Min. | Typ. | Max. | UNIT | CONDITION    |
|------------|-----------------------------|----------------|------|------|------|------|--------------|
| MIXOFF = 0 | HIGH output voltage         | V <sub>H</sub> | 4.70 | —    | 5.00 | V    | I = + 100 μA |
|            | MIDDLE-HIGH output voltage  | VM2            | 3.00 | 3.30 | 3.60 | V    | I = ± 10 μA  |
|            | MIDDLE-LOW output voltage a | VM1a           | 1.30 | 1.60 | 2.00 | V    | I = ± 100 μA |
|            | MIDDLE-LOW output voltage b | VM1b           | 1.30 | 1.60 | 2.00 | V    | I = ± 10 μA  |
|            | LOW output voltage          | V <sub>L</sub> | 0.00 | —    | 0.30 | V    | I = - 100 μA |
| MIXOFF = 1 | HIGH output voltage         | V <sub>H</sub> | 4.70 | —    | —    | V    | I = + 100 μA |
|            | LOW output voltage          | V <sub>L</sub> | —    | —    | 0.30 | V    | I = - 100 μA |




Fig 4.2 PV / BLK Output Waveform

DC Characteristic, AC Characteristic (PROM mode)

(V<sub>SS</sub> = 0V)(1) Read Operation (PROM mode)  
DC Characteristic, AC CharacteristicTA = -20 to 70°C V<sub>CC</sub> = 5V ± 10%

| Symbol           | Parameter                                                                             | Condition             | Min                   | Max                   | Unit |
|------------------|---------------------------------------------------------------------------------------|-----------------------|-----------------------|-----------------------|------|
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage                                                          | —                     | 4.5                   | 5.5                   | V    |
| V <sub>IH1</sub> | Input High Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ ) | —                     | 0.7 × V <sub>CC</sub> | V <sub>CC</sub> + 0.3 | V    |
| V <sub>IL1</sub> | Input Low Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ )  | —                     | -0.3                  | 0.3 × V <sub>CC</sub> | V    |
| t <sub>ACC</sub> | Address to Output Delay                                                               | C <sub>L</sub> = 50pF | —                     | 2.25TCYC + α          | ns   |

TCYC = 250ns (16 MHz Clock)

α = 100ns

(2) Programming Operation (PROM mode)  
DC Characteristic, AC CharacteristicTA = 25 ± 5°C V<sub>CC</sub> = 6.25V ± 0.25V


| Symbol           | Parameter                                                                             | Condition                | Min                      | Typ   | Max                      | Unit |
|------------------|---------------------------------------------------------------------------------------|--------------------------|--------------------------|-------|--------------------------|------|
| V <sub>PP</sub>  | Programming Algorithm                                                                 | —                        | 12.50                    | 12.75 | 13.00                    | V    |
| V <sub>IH</sub>  | Input High Voltage (D0 to D7)                                                         | —                        | 0.2V <sub>CC</sub> + 1.1 |       | V <sub>CC</sub> + 0.3    | V    |
| V <sub>IL</sub>  | Input Low Voltage (D0 to D7)                                                          | —                        | -0.3                     |       | 0.2V <sub>CC</sub> - 0.1 | V    |
| V <sub>IH1</sub> | Input High Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ ) | —                        | 0.7V <sub>CC</sub>       |       | V <sub>CC</sub> + 0.3    | V    |
| V <sub>IL1</sub> | Input Low Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ )  | —                        | -0.3                     |       | 0.3V <sub>CC</sub>       | V    |
| t <sub>PW</sub>  | $\overline{CE}$ Program Pulse Width                                                   | V <sub>PP</sub> = 12.75V | 0.095                    | 0.1   | 0.105                    | ms   |

MCU90-648

■ 9097249 0043915 4T7 ■

## 4.1 DC/AC Characteristic

Read Operation Timing Chart (PROM mode)




MCU90-649

■ 9097249 0043916 333 ■

## 4.2 Program Operation Timing Chart (PROM mode)

## High Speed Program Formula



- Note 1) Force VPP (12.75V) power supply and VCC power supply at the same time, or VPP (12.75V) power supply later than VCC power supply. And interrupt VPP (12.75V) power supply and VCC power supply at the same time, or VPP (12.75V) power supply before VCC power supply.
- Note 2) Please attend to drawing and rising in the programming (mode) in 12.75V to the Vpp as there is some possibility that you give "DAMAGE" to the devices.
- Note 3) Don't force more than 14V (voltage) including over shoot to the Vpp pin in the programming as maximum rating of Vpp pin is 14V (voltage).

MCU90-650

■ 9097249 0043917 27T ■