



87D 08578

D T-75-45-07

EFB7332**PCM LINE TRANSCEIVER**


The EF 7332 provides the interface between a 2.048 or 1.544 Mbits/s PCM trunk and the switching equipment. The receiving side amplifies and reshapes the bipolar signals from a receive transformer and extracts from the signals the distant clock Hd. On the transmitting side it calibrates pulses in terms of duration and amplitude by means of transistor circuits directly coupled to the primary winding of a transmit transformer.

- NMOS technology.
- Operates from +5 V supply.
- Digital technology throughout.
- Extracts distant clock transmitted by a PCM trunk.
- Can handle peak to peak jitter amplitude up to 0.25 bit for an 8-bit period.
- Integrated transmit and receive amplifiers.
- TTL-compatible input/output.

BLOCK DIAGRAM**NMOS****PCM LINE TRANSCEIVER****CASE CB-79**

P SUFFIX
PLASTIC PACKAGE

C SUFFIX
CERAMIC PACKAGE

PIN ASSIGNMENT

Réf. 05015

EFB7332

PIN DESCRIPTION

87D 08579

D T-75-45-07

Power supply

Name	Type	No	Function	Description
VSS	S	8	Supply	Ground
VDD	S	16		+5 V $\pm$ 5 %

Receive

t b1	I	5	-	16 384 kHz or 15 352 kHz clock (minimum high and low duration: 20 ns)
HDB 3+	I	15	Data	Synchronises outputs JE ⁺ , JE ⁻ and H _d . Bipolar signals in HDB3 code are received from the receive transformer. The amplitude of these signals is between -5 V and +5 V. Each positive pulse on HDB3+ (HDB3-) resynchronises the circuit clock and is reconstituted in calibrated form on output JE ⁺ (JE ⁻). Negative pulses have no effect on this circuit as the inputs are protected. Received HDB3 signals are resynchronised with H _d and calibrated in terms of amplitude (TTL LS compatible levels). The distant clock is recovered from the signal on HDB3+, HDB3-. The nominal frequency is 2 048 kHz or 1544 kHz in the absence of jitter.
HDB 3-	I	14	data	
JE ⁺	0	2	Data	
JE ⁻	0	4	output (I/C trunk)	
H _d	0	9	Distant clock output	

Transmit

H _T	I	7	Clock	Local clock, nominal frequency 2048 kHz or 1544 kHz. The data is recognised on the falling edge of H _T .
JS+	I	11	Data	
JS-	I	13	input (O/G trunk)	
JT ⁺	0	10	Data	These open drain outputs are connected to the windings of the transmit transformer. Recognition of a "1" on JS ⁺ (JS ⁻) grounds the winding of transformer connected to JT ⁺ (JT ⁻) for the duration of "1" level of H _T . These outputs are protected against short-circuits by current limiting internal to the circuit.
JT ⁻	0	12	output (transmitted trunk)	

EFB7332

FUNCTIONAL DESCRIPTION

87D 08580

D T-75-45-07

Receive path

The PCM Line Transceiver receives directly from the receive transformer on inputs HDB3+ and HDB3- data in HDB3 code. It synchronises this data by means of the clock on input t61 and converts it to voltage pulses of calibrated duration on outputs JE+ and JE-. To be recognised correctly by this circuit the received data must satisfy minimum and maximum duration conditions (Cf. page 4).

Distant clock H $\bar{d}$ is provided by a counter which divides by 8 the frequency of the clock t61. This counter is resynchronised with the data of the PCM trunk on each positive-going edge at HDB3+ or HDB3-. The period 0.25 eb of H $\bar{d}$ may vary by within a period of 8 eb without degradation of the phase relationships between JE+ JE- and H $\bar{d}$ (Cf. receive timing diagram No 1). If the variation occurs in an interval exceeding 4 eb but less than 8 eb the

phase relationships between JE+, JE- and H $\bar{d}$ are modified (See receive timing diagrams 2 and 3).

In all cases outputs JE+ and JE- remain stable on either side of the falling edge of H $\bar{d}$ so as to be sampled correctly by the EF7333.

Transmit path

The signals JS+ and JS- to transmit are sampled on the falling edge of clock signal H1 and calibrated by the duration for which this signal is high.

Open drain outputs JT+ and JT- drive the primary windings of the transmit transformer directly. They are protected against overcurrents occurring should the secondary windings of this transformer be short-circuited, in which case the primary behaves as a very low resistance connecting the output to supply rail VDD.

EFB7332



S

TIMING DIAGRAM

87D 08581

DT-75-45-07


1 - EXTERNAL SIGNALS WITH JITTER < 0.25 BIT WITHIN 8-BIT PERIOD

2 - EXTERNAL SIGNALS WITH $HDB3^+$ AND $HDB3^-$ SIGNAL PERIOD $6 \times t$  $C^t = \text{CONSTANT}$


EFB7332

3 - EXTERNAL SIGNALS WITH HDB3 + AND HDB3 - SIGNAL PERIOD $10 \times t$.

87D 08582 D T-75-45-07



TRANSMIT


 $C^t = \text{CONSTANT}$

EFB7332

EF7332 OPERATING RANGE AS A FUNCTION OF JITTER AND FREQUENCY

87D 08583

DT-75-45-07

 T_g = « PERIOD » OF THE JITTER IN BITS f_g = « FREQUENCY » OF THE JITTER IN Hz


EFB7332

TRANSMIT PATH

87D 08584

DT-75-45-07

Pulse limiting curves for 2 048 kbit/s CEPT PCM trunk.

The limiting curves below are for a resistive load of 120 Ω connected across the secondary winding of the transmit transformer.


EFB7332

TYPICAL APPLICATION

87D 08585

D T-75-45-07

USING EF 7333 AND EF 7332 IN A 2048 KHz PCM LINE
FOR DATA TRANSMISSION/RECEPTION AND FRAME MONITORING



LINE PHYSICAL CHARACTERISTICS:
TWISTED PAIR WITH 120 Ohm IMPEDANCE

- T 61 : 16384 KHz CLOCK
Rx T : LINE RECEIVE TRANSFORMER
Tx T : LINE TRANSMIT TRANSFORMER
HL : LOCAL 2048 KHz CLOCK

NOTE : EF 7332 LAY OUT CONSIDERATIONS: FOR CORRECT OPERATION OF TRANSMISSION
DRIVERS A 100 nF DECOUPLING CAPACITOR MUST BE CONNECTED TO VDD AND
LOCATED AS CLOSE AS PRACTICAL

EFB7332

ABSOLUTE MAXIMUM RATINGS

87D 08586

D T-75-45-07

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD} - V_{SS}$	$-0.3\text{ V} \geq V_{DD}$ $-V_{SS} \geq 7\text{ V}$	V
Input voltage range (except inputs HDB3+ and HDB3-)	V_E	$V_{SS} - 0.3\text{ V} \geq V_I \geq$ $V_{DD} + 0.3\text{ V}$	V
Maximum power	P	$P_{max} = 250\text{ mW}$ in 0°C to 70°C range	mW
Storage temperature range	T_{stg}	-55°C to $+150^\circ\text{C}$	$^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS - TYPICAL VALUES ET +25°C

Ambient temperature range: 0°C to $+70^\circ\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Unit
Positive power supply	V_{DD}	+4.75	+5	+5.25	V
Supply current	I_{DD}	+4.75	20	30	mA
Stray capacitance between one input and ground (outputs loaded with $C_L = 25\text{ pF}$)	-	-	5	10	pF

Inputs

Voltage at input HDB3+/HDB3- when low	-	-5	-	0.6	V
when high	-	2.2	-	5	V
Resistance at input HDB3+/HDB3- (inverse voltage)	-	-	10	-	k Ω
Voltage at input JS+/JS-/HT (V _I = -5 V)	-	-0.3	-	0.6	V
when low	-	2.2	-	V_{DD}	V
when high	-	0	-	0.6	V
Voltage at input t61 when low	-	0	-	0.6	V
when high	-	2.6	-	V_{DD}	V

Output

Voltage at output Hd/Je+/Je- when low ($I_{OL} = 0.4\text{ mA}$)	-	0	-	0.4	V
when high ($I_{OH} = -40\text{ }\mu\text{A}$)	-	2.6	-	V_{DD}	V
Voltage at output JT+/JT- when low ($R_L = 175\text{ }\Omega$ to V_{DD})	-	250	450	750	mV
Current at output JT+/JT- when high ($V_{OH} = 12\text{ V}$)	-	-	-	100	μA
Current at output JT+/JT- (output current limited)	-	-	-	35	mA

EFB7332

C

DYNAMIC CHARACTERISTICS

87D 08587

DT-75-45-07

Typical values at +25°C (0°C < T_A < +70°C)**Clocks**

Characteristic	Symbol	Min	Typ	Max	Unit
Clock T61 (Fig. 1)	—	—	12 352	—	kHz
Duration	—	—	16 384	16 500	kHz
when low	t _{PLH}	20	—	—	nS
when high	t _{PHL}	20	—	—	nS
Clock HT (fig. 3)	—	—	1544	—	kHz
	—	—	2048	2200	kHz
Fall time	t _{THL}	—	—	30	nS
Rise time	t _{TLH}	—	—	30	nS

Inputs

Inputs HDB3 ⁺ /HDB3 ⁻ (f = 12352 kHz, fig.2)	—	81	—	405	nS
Min. pulse duration (f = 16384 kHz)	t _{PHL}	61	—	—	nS
Max. pulse duration (f = 16384 kHz)	t _{PLH}	—	—	305	nS
Inputs JS ⁺ /JS ⁻ (fig. 3)	—	—	—	—	—
Set up time	t _{set-up}	20	—	—	nS
Hold time	t _{hold}	30	—	—	nS


Outputs

Outputs JE ⁺ /JE ⁻ relative to H ₀ (C _L = 25 pF, fig. 4)	—	—	—	—	—
Set up time	t _{Set-up}	150	3 x t _t	—	nS
Hold time	t _{hold}	30	t	—	nS
Fall time	t _{THL}	—	15	—	nS
Rise time	t _{TLH}	—	20	—	nS
Outputs JT ⁺ /JT ⁻ (R _L = 175 Ω to V _{DD} , Fig. 5)	—	—	—	—	—
Pulse duration (C _L = 25 pF)	t _{WM}	—	—	—	—
H _L = 2048 kHz	—	219	244	269	nS

EFB7332


CASE CB-79

87D 08588 DT-75-45-07



C SUFFIX
CERAMIC PACKAGE

P SUFFIX
PLASTIC PACKAGE








These specifications are subject to change without notice.
Please inquire with our sales offices about the availability of the different packages.


EFB7332

87D 08589

DT-75-45-07




THOMSON COMPONENTS MOSTEK

87D 09185 DT-75-11-33
case outlines


THOMSON COMPONENTS MOSTEK

87D 09186 D T-75-11-33
case outlines






THOMSON COMPONENTS MOSTEK


87D 09187 D T-75-11-33
case outlines

CB-338 (TO 83)


CB-415 (TO 220 AB) for thyristors and triacs

**CB-417****CB-425 (DOP 3)**

CB-426 (DO 220 AB) for insulated types




CB-428 (TO 220 AB) for duo diodes



THOMSON COMPONENTS MOSTEK

87D 09188 D T-75-11-33
case outlines



Dimensions in millimeters