

Pinning is shown viewed from branded side.

PRELIMINARY INFORMATION

(subject to change without notice)
June 28, 2002

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Supply Voltage, V _{CC} 26.5 V
Reverse Battery Voltage, V _{RCC} 18 V
Zener Current, I _Z 100 mA
Magnetic Flux Density, B Unlimited
Output Off Voltage, V_{OUT} V_{CC}
Output Current, I _{OUT} 30 mA
Reverse Output Current, I _{OUT} 50 mA
Package Power Dissipation, P _D . See Graph
Junction Temperature, T _J +170°C
Operating Temperature Range,
T_A ,40°C to +150°C
Storage Temperature Range,

 T_S -65°C to +170°C

The A3425LK dual Hall-effect switch is an extremely temperature-stable and stress-resistant sensor especially suited for use in digital-encoder systems in the harsh environments of automotive or industrial applications over extended temperature ranges to $+150^{\circ} C$. Superior high-temperature performance is made possible through dynamic offset cancellation, which reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress. This device also eliminates the major manufacturing hurdles encountered in fine-pitch direction-detection applications, namely maintaining accurate mechanical location between the two active Hall elements. Here, the two Hall elements are photolithographically aligned to better than 1 μm , as contrasted with 100 μm or worse mechanical location tolerance when manufactured discretely. The A3425LK is an ultra-sensitive device optimized for use with high-density ring magnets.

The device includes on a single silicon chip a voltage regulator, two independent chopper-stabilized Hall-voltage generators, two small-signal amplifiers, two Schmitt triggers, and two short-circuit protected open-collector outputs to sink up to 30 mA each. An on-board regulator permits operation with supply voltages of 3.3 to 26.5 volts. With suitable output pull ups, it can be used directly with bipolar or MOS logic circuits.


The A3425LK dual Hall-effect switch is supplied in a 4-pin plastic SIP for operation over a temperature range of -40°C to +150°C. A similar device, with on-chip logic processing specifically for direction detection applications, in a 5-pin SIP, is the A3422LKA.


FEATURES

- Two Matched Hall Switches On A Single Substrate
- 1 mm Sensor-to-Sensor Spacing
- Superior Temperature Stability
- Resistant to Physical Stress
- Output Short-Circuit Protection
- Operation From Unregulated Supply
- Reverse Battery Protection
- Solid-State Reliability
- Integrated ESD Protection on Outputs and Supply

Always order by complete part number, e.g., **A3425LK**.







ELECTRICAL CHARACTERISTICS over operating temperature range, each switch tested separately (unless otherwise specified).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage Range	V _{cc}	Operating, T _J < 170°C ¹	3.3	_	26.5	V
Output Leakage Current	l _{OFF}	V _{OUT} = 18 V, B < B _{RP}	-	<1.0	10	μΑ
Output Saturation Voltage	V _{OUT(SAT)}	I _{OUT} = 20 mA, B > B _{OP}	_	225	400	mV
Output Current Limit	I _{OM}	B > B _{OP}	30	_	55	mA
Chopping Frequency	f _C		-	340	_	kHz
Output Rise Time	t _r	$R_L = 820 \Omega, C_L = 10 pF$	-	110	-	ns
Output Fall Time	t _f	$R_L = 820 \Omega, C_L = 10 pF$	_	55	_	ns
Total Supply Current	I _{cc}	Both outputs off, V _{CC} ≤ 26.5 V	_	3.8	6.0	mA
		Both outputs on, $V_{CC} \le 26.5 \text{ V}$	_	7.5	10	mA
Reverse Battery Current	I _{cc}	V _{RCC} = -18 V	-	2.0	15	mA
Zener Voltage	$V_Z + V_D$	I _{CC} = 15 mA, T _A = 25°C	28	33	37	V
Zener Impedance	$z_z + z_D$	I _{CC} = 15 mA, T _A = 25°C	-	50	100	Ω

NOTES: 1. Supply voltage is limited by allowable package power dissipation as a function of ambient temperature.

- 2. B_{OP} = operate point (output turns on); B_{RP} = release point (output turns off).
- 3. Typical Data is at $T_A = +25$ °C and $V_{CC} = 12$ V and is for design information only.

MAGNETIC CHARACTERISTICS over operating supply voltage and temperature ranges, each switch tested separately (unless otherwise specified).

Characteristic	Symbol	Test Conditions		Limits			
			Min.	Тур.	Max.	Units	
Operate Point	B _{OP1}		_	8.0	24	G	
	B _{OP2}		_	11	24	G	
Release Point	B _{RP1}		-24	-11	_	G	
	B _{RP2}		-24	-8.0	_	G	
Hysteresis	B _{hys}	B _{OP} – B _{RP}	5.0	19	35	G	
Operate Differential	B _{OP(dif)}	B _{OP1} – B _{OP2}	-	-2.0	±30	G	
Release Differential	B _{RP(dif)}	B _{RP1} – B _{RP2}	-	-3.3	±30	G	
Symmetry	B _{sym}	B _{OP} + B _{RP}	_	_	±30	G	

NOTES: 1. As used here, negative flux densities are defined as less than zero (algebraic convention) and -50 G is less than +10 G.


2. Typical Data is at $T_A = +25$ °C and $V_{CC} = 12$ V and is for design information only.

TYPICAL OPERATING CHARACTERISTICS as a function of temperature


CHANNEL 1 SWITCH POINTS

25 20 15 Vcc = 18-26.5 V Vcc = 3.3-5 V10 SWITCH POINT IN GAUSS OPERATE POINT 5 0 Vcc = 3.3 V -5 Vcc = 18 V Vcc = 26.5 V-10 RELEASE POINT -15 -20 -25 -25 -50 25 50 75 100 125 150 AMBIENT TEMPERATURE IN °C Dwg. GH-026-7


CHANNEL 2 SWITCH POINTS



OUTPUT SATURATION VOLTAGE




TOTAL SUPPLY CURRENT




Dwg. GH-028-8

TYPICAL OPERATING CHARACTERISTICS (cont'd) as a function of supply voltage

OPERATE AND RELEASE DIFFERENTIALS





ACTIVE AREA DEPTH

0.0165"

NOM

BRANDED

SURFACE

0.42 mm

0.039"

1.00 mm

Dwg. MH-001-4A

0.053" 1.34 mm

0.083"

2.11 mm

Although sensor location is accurate to three sigma for a particular design, product improvements may result in small changes to sensor location.

2

1

3

4

CRITERIA FOR DEVICE QUALIFICATION

All Allegro sensors are subjected to stringent qualification requirements prior to being released to production. To become qualified, except for the destructive ESD tests, no failures are permitted.

Qualification Test	Test Method and Test Conditions	Test Length	Samples	Comments
Biased Humidity (HAST)	JESD22-A101, T _A = 85°C, RH = 85%	1000 hrs	77	$V_{CC} = V_{OUT} = 3.3 \text{ V}$
High-Temperature Operating Life (HTOL)	JESD22-A108, T _A = 150°C, T _J = 165°C	1000 hrs	77	
Accelerated HTOL	T _A = 170°C, T _J = 180°C	168 hrs	77	
Autoclave, Unbiased	JESD22-A102, Condition C,	96 hrs	77	
High-Temperature (Bake) Storage Life	MIL-STD-883, Method 1008, T _A = 170°C	1000 hrs	77	
Temperature Cycle	MIL-STD-883, Method 1010, -55°C to +150°C	1000 cycles	77	
ESD, Human Body Model	CDF-AEC-Q100-002	Pre/Post Reading	x per test	Test to failure, All leads > TBD

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support appliances, devices, or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties that may result from its use.




FUNCTIONAL DESCRIPTION


Chopper-Stabilized Technique. These devices use a proprietary dynamic offset cancellation technique, with an internal high-frequency clock to reduce the residual offset voltage of the Hall element that is normally caused by device overmolding, temperature dependencies, and thermal stress. This technique produces devices that have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique will also slightly degrade the device output repeatability.


The Hall element can be considered as a resistor array similar to a Wheatstone bridge. A large portion of the offset is a result of the mismatching of these resistors. The chopper-stabilizing technique cancels the mismatching of the resistors by changing the direction of the current flowing through the Hall plate and Hall voltage measurement taps, while maintaining the Hall-voltage signal that is induced by the external magnetic flux. The signal is, then, captured by a sample-and-hold circuit.

More detailed descriptions of the circuit operation can be found in: Technical Paper STP 97-10, *Monolithic Magnetic Hall Sensor Using Dynamic Quadrature Offset Cancellation* and Technical Paper STP 99-1, *Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator.*


Operation. The output of these devices switches low (turns on) when a magnetic field perpendicular to the Hall sensor exceeds the operate point threshold (B_{OP}). After turn-on, the output is capable of sinking 30 mA and the output voltage is $V_{OUT(SAT)}$. When the magnetic field is reduced below the release point (B_{RP}), the device output switches high (turns off). Note especially that release can occur when the magnetic field is removed but to ensure release, a field reversal is required. The difference in the magnetic operate and release points is the hysteresis (B_{hys}) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.







APPLICATIONS INFORMATION



Quadrature/Direction Detection. External logic circuitry can be used to determine the direction of movement of the magnetic field across the face of the package. For the direction signal to be appropriately updated, a quadrature relationship must be maintained between the ring magnet pole width*, the sensor-to-sensor spacing, and, to a lesser extent, the magnetic switch points. For optimal design, the sensor should be actuated with a ring magnet pole width two times the sensor-to-sensor spacing. This will produce a sinusoidal magnetic field whose period (denoted as T) is then four times the sensor-tosensor spacing. A quadrature relationship can also be maintained for a ring magnet that has a period that satisfies the relationship nT/4 = 1.0 mm, where n is any odd integer. Therefore, ring magnets with pole-pair spacings equal to 4 mm (n = 1), 1.3 mm (n = 3), etc. are permitted.

The response of the device to the magnetic field produced by a rotating ring magnet is shown above. Note the desired phase shift between the two integrated sensors.

* "Pole" refers to a single pole (North or South) unless stated as "pole pair" (North <u>and</u> South).

Over-Current Protection. Current through each output transistor is sensed with a low-value (<1 Ω) on-chip aluminum resistor. The voltage drop across this resistor is fed back to control the base drive of that output. This feedback prevents the output transistor from exceeding its maximum current-density rating by limiting the output current to between 30 mA and 55 mA. In this mode, the device will come out of saturation and dissipate an increased amount of power

$$P_D = V_{OUT} \times I_{OM}$$

where $V_{OUT} = V_{CC} - (I_{OM} \times R_L)$

and the output transistor will be thermally stressed. This stress, unless protected against, will cause the device junction temperature to rise until it fails catastrophically.

Over-current limiting is intended to protect the device from transient overloads and should not imply that output short circuits are permitted.



APPLICATIONS INFORMATION (cont'd)

Power Dissipation and Junction Temperature.

Operating characteristics are limited by allowable package power dissipation (P_D) as a function of ambient temperature (T_A), which is defined by the maximum internal junction temperature ($T_J = 170 \, ^{\circ}\text{C}$) and the package thermal resistance ($R_{\theta JA} = 177 \, ^{\circ}\text{C/W}$).

$$P_D = (T_J - T_A)/R_{\theta JA} = (170 - T_A)/177$$

This is shown in the graph on page 2.

Actual or required package power dissipation is the sum of the two output powers (d.c. x I_{OUT1} x $V_{OUT(SAT)1}$) + (d.c. x I_{OUT2} x $V_{OUT(SAT)2}$) and the sensor power (I_{CC} x V_{CC}).

At high ambient operating temperatures (above about 120°C), it is easy to exceed the allowable package power dissipation. In this case, the output currents or the supply voltage must be reduced.


Operation with Fine-Pitch Ring Magnets. For


targets with a circular pitch of less than 4mm, a performance improvement can be observed by rotating the front face of the sensor subassembly (see below). This sensor rotation decreases the effective sensor-to-sensor spacing, provided that the Hall elements are not rotated beyond the width of the target.

Applications. It is strongly recommended that an external $0.01~\mu F$ bypass capacitor be connected (in close proximity to the Hall sensor) between the supply and ground of the device to reduce both external noise and noise generated by the internal logic.


The simplest form of magnet that will operate these devices is a ring magnet. Other methods of operation, such as linear magnets, are possible. Extensive applications information on magnets and Hall-effect sensors is also available in the "Hall-Effect IC Applications Guide" which can be found in the latest issue of the *Allegro MicroSystems Electronic Data Book*, AMS-702 or *Application Note* 27701, or at


www.allegromicro.com





SURFACE-MOUNT LEAD FORM (order A3425LK-TL)





NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).

- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Height does not include mold gate flash.
- 4. Recommended minimum PWB hole diameter to clear transition area is 0.035" (0.89 mm).
- 5. Where no tolerance is specified, dimension is nominal.