

SANYO Semiconductors DATA SHEET



Monolithic Linear IC

For TV 6-input, 3-output Switch

Overview

This LA79500E is a 6-input, 3-output switch for TV.

Functions

- Composite 6 inputs with 3 outputs
- Component 2 inputs with 2 outputs
- Audio 8 inputs with 3 outputs (L/R)
- Serial control with I²C bus
- General purpose I/O
- Acceptance from Y/C comb filter output
- S1, S2 protocol interface
- Y/C MIX circuit
- All video and audio output Gains are selectable by a single bit as 0 or 6dB.
- Sync-tip clamps include a simple signal detector readable over I²C bus.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		13	V
Allowable current electric power	Pd max	* Mounted on a board.	1600	mW
Operating temperature	Topr		-25 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

* Mounted on a board : 114.3×76.1×1.6mm³, glass epoxy resin.

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommending supply voltage	V _{CC}		12	V
Operating supply voltage	V _{CC} op		11.4 to 12.7	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

LA79500E


Electrical Characteristics/Operating Conditions at Ta = 25° C, V_{CC} = 12V

Parameter	Symbol	Conditions		Ratings		Unit
	-		min	typ	max	
Current consumption	ICC	No signal, No load	67	90	113	mA
[Video system]						
Frequency response characteristics	frv	100kHz/7MHz	-1.0	0	1.0	dB
Maximum input level	Ddv	f = 100kHz, output THD = 1% input	1.4	1.6		Vp-р
Voltage gain 1	GVv1	6dB select	5.9	6.4	6.9	dB
Voltage gain 2	GVv2	0dB select	0.0	0.4	0.9	dB
Cross talk	Vctv	f = 3.58MHz		-60	-55	dB
[Audio system]						
Voltage gain 1	GVa1	6dB select	5.9	6.4	6.9	dB
Voltage gain 2	GVa2	0dB select	0.0	0.4	0.9	dB
Frequency response characteristics	Fra	100Hz/20kHz	-1.0	0	1.0	dB
Total harmonic distortion	THD	f = 1kHz, 2.2Vp-p input		0.03	0.05	%
Maximum input level	Dda	f = 1kHz, output THD = 0.3% input	2.3	2.5		Vrms
Cross talk	Vcta	f = 1kHz, 1Vp-p input		-90	-80	dB
Supply Ripple rejection ratio	SRrr	f = 100Hz, 0.3Vp-p applied to V _{CC}		-55	-40	dB
S/N ratio	S/Na	f = 1kHz, 1Vrms input		-100	-90	dB
[Logic system]						
High level input voltage	ViH		3.5		5.0	V
Low level input voltage	ViL		0		1.5	V
Low level output voltage	VoL	SDA 3mA current supplied	0		0.4	V
High level input current	liH	V _{IH} = 4.5V	0		10	μA
Low level input current	liL	$V_{IL} = 0.4V$	0		10	μA
Maximum clock frequency	fscl		0		100	kHz
Minimum waiting time for data	tBUF		4.7		100	μs
change			7.7			μο
Minimum waiting time for data	tHD:STA		4.0			μS
transfer start						
Low level clock Pulse width	tLOW		4.7			μs
High level clock pulse width	tHIGH		4.0			μS
Minimum waiting time for start	tSU:STA		4.7			μS
preparation						
Minimum data hold time	tHD:DAT		0			μS
Minimum data preparation time	tSU:DAT		250			ns
Rise time	tR				1	μs
Fall time	tF				300	ns
Minimum waiting time for	tSU:STO		4.7			μs
stop preparation	\					
GPIO1/2/3/4/5/6 (Pin5/13/27/33/55/63	,	1	0.5			
High level input voltage	GPIH		3.5			V
Low level input voltage	GPIL	FOUL ourrent lands	10		1.5	V
High level output voltage	GPOH	50µA current loaded	4.0			V
Low level output voltage	GPOL	1mA current supplied			1.0	V
DC_OUT (Pin67)				1		
High level output voltage	DCOH	DC_OUT (BUS Write) 11 R _L =100kΩ	4.0	4.5		V
Middle level output voltage	DCOM	DC_OUT (BUS Write) 10 RL =100kΩ	1.4	1.9	2.4	V
Low level output voltage	DCOL	DC_OUT (BUS Write) 01/00 RL =100kΩ			0.5	V
DC_IN (Pin66)						
High level input voltage	DCIH	DC_IN (BUS read) 10	3.0			V
Middle level input voltage	DCIM	DC_IN (BUS read) 01	1.5	1.9	2.3	V
Low level input voltage	DCIL	DC IN (BUS read) 00			1.0	V


Description	0 set et			Ratings				
Parameter	Symbol	Conditions	min	typ	max	Unit		
Video signal inputs terminal voltage (Pin6/14/34/71/75/78)	CVYIV		2.0	2.5	3.0	V		
Video signal outputs terminal voltage (Pin46/56/64)	CVYOV		2.0	2.5	3.0	V		
Y signal inputs terminal voltage (Pin8/16/21/28/36/80/65)	YIV		2.0	2.5	3.0	V		
Y/V signal outputs terminal voltage (Pin54/62)	YOV		2.0	2.5	3.0	V		
C signal inputs terminal voltage (Pin2/10/18/38/68)	CIV		2.3	2.8	3.3	V		
C signal outputs terminal voltage (Pin52/60)	COV		2.3	2.8	3.3	V		
C signal inputs terminal impedance (Pin2/10/18/38/68)	Clz		8.0	10.0	12.0	kΩ		
Pb/Pr signal inputs terminal voltage (Pin23/25/30/32)	PbrIV		2.0	2.5	3.0	V		
Pb/Pr signal outputs terminal voltage (Pin49/50/57/58)	PbrOV		1.9	2.4	2.9	V		
Audio signal inputs terminal voltage (Pin1/7/9/15/17/22/24/29/31 /35/37/70/72/74/76/79)	AIV		5.3	5.8	6.3	V		
Audio signal outputs terminal voltage (Pin45/47/51/53/59/61)	AOV		4.7	5.2	5.7	V		
Audio signal inputs terminal impedance (Pin1/7/9/15/17/22/24/29/31 /35/37/70/72/74/76/79)	Alz		40.0	50.0	60.0	kΩ		

Package Dimensions

unit : mm



Block Diagram



Pin Desc	ription			
Pin No.	Symbol	Pin Voltage (V)	Description	Equivalent circuit
71 75 78 6 14 34	TV1 TV2 CV1 CV2 CV3 CV4	2.5	Video signal inputs. Input composite video signals.	
80 8 16 36 21 28	Y1 Y2 Y3 Y4 Y5 Y6	2.5	Y/C separation signal inputs. Input luminance signals.	
2 10 18 38	C1 C2 C3 C4	2.8	Y/C separation signal inputs. Input chrominance signals.	
70, 72 74, 76 79, 1 7, 9 15, 17 35, 37 22, 24 29, 31	TV1L, TV1R TV2L, TV2R V1L, V1R V2L, V2R V3L, V3R V4L, V4R CP5L, CP5R CP6L, CP6R	5.8	Audio signal inputs.	
25 23 32 30	PR5 PB5 PR6 PB6	2.5	Component PB/PR inputs.	
64 56 46	VOUT1 VOUT2 VOUT3	2.5	Video signal outputs. Output composite video signals.	Continued on pert page

Continued on next page.

Continued fror	n preceding page.			
Pin No.	Symbol	Pin Voltage (V)	Description	Equivalent circuit
62 54	Y/VOUT1 Y/VOUT2	2.5	Video signal outputs. Either composite video signal output or luminance signal output can be selected by I ² C bus control.	
60 52	COUT1 COUT2	2.8	Video signal outputs. Output chorominance signals.	
61 53 47 59 51 45	LOUT1 LOUT2 LOUT3 ROUT1 ROUT2 ROUT3	5.2	Audio signal outputs.	
4 12 20 40	S-1 S-2 S-3 S-4		Composite video/S selector. The detection results are written to the status register. S signal at 3.5V or less. Composite video signal at 3.5V or more. This pin is pulled up to 5V by a $100k\Omega$ resistor, so the composite video signalis selected when open.	5V G C C C C C C C C C C C C C
3 11 19 39	S2-1 S2-2 S2-3 S2-4		Detects the S2-compatible DC superimposed onto the C signal. 4:3 video signal at 1.3V or less. 4:3 letter-box signal at 1.3V or moreto2.5V or less. 16:9 picture squeezed signal at 2.5V or more. This pin is pulled down to GND by a 100kΩ resistor, so the 4:3 video signal is selected when open.	500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500Ω 500 500
57 58 49 50	PROUT1 PBOUT1 PROUT2 PBOUT2	2.4	Component PB/PR outputs.	

Continued on next page.

Pin No.	n preceding page. Symbol	Pin Voltage (V)	Description	Equivalent circuit
5	GPIO1		General purpose I/O.	
			General pulpose I/O.	5∨
13	GPIO2			↑ ↓
27	GPIO3			k k k k k k k k k k k k k k k k k k k
33	GPIO4			
55	GPIO5			
63	GPIO6			
00	01100			
65	YCOMB	2.5	The YCOMB pin inputs the signal obtained	V _{CC} V _{CC}
			by	
			Y/C separating the VOUT1 pin output.	- c
				★ ₹₽
68	CCOMB	2.8	The CCOMB pin inputs the signal obtained	Vcc
			by	
			Y/C separating the VOUT1 pin output.	< q
				★ ≷₽
				1kΩ
				ביים ביים ביים ביים ביים ביים ביים ביים
		+	Coloris the aloue address for the 120 t	
41	ADR		Selects the slave address for the I ² C bus.	5V
			90H at 1.5V or less.	\uparrow \uparrow
			92H at 2.5V or more.	
			90H when open.	Τ
				गेर गेर गेर
43	DATA	1	I ² C bus signal input	
	DATA		V _{IL} max = 1.5V	5V 5V
				I ↑ ↑
			V_{IH} min = 3.0V	30,65
			V _{OL} max = 0.4V	
				"≦, ♠ ⊥
				के के के के
42	CLK	1	I ² C bus signal input	
74	OLIX		V _{IL} max = 1.5V	5V <u>,</u> ∱5V
			V _{IH} min = 3.0V	
				12kD
		1		

Continued on next page.

Din Ma	n preceding page.		Departation	
Pin No.	Symbol	Pin Voltage (V)	Description	Equivalent circuit
77	BIAS	10.2	Internal reference bias. Connect to GND via a capacitor.	
66	DC_IN		Detection Pin of DC input 1.3V or less : 00 1.3V or more to 2.5V or less : 01 2.5V or more : 10 This pin is pulled down to GND by a $100k\Omega$ resistor.	
67	DC_OUT		Outputs the S2-compatible DC. Control is performed by the I ² C bus. S2 protocol output impedance of 10±3Kohm is realized by attaching external resisitance of 4.7kohm. DC_OUT (bus) Output DC 00 0V 01 0V 10 1.9V 11 4.5V	
48	MUTE		ALL signal output mute. Mute OFF at 1.5V or less Mute ON at 2.0V or more. Mute OFF when open.	
26	V _{CC}	12.0	V _{CC}	
44 73	GND	0.0	GND	
69	NC		Not connected	

Serial Control Specification

Slave address

MSB						Ι	LSB
1	0	0	1	0	0	ADR	R/W

ADR : This bit sets the slave address set by the address pin.

0 : address pin "LOW"


1 : address pin "HIGH"

R/W : Read/write mode

0 : Control data write

1 : Staus register read

Data format (Write mode)



Sub address and Data byte

Write mode

Sub address			Da	ata byte (Underli	ne is initial settin	ıg.)		
00 (0000 0000) 01 (0000 0001) 02 (0000 0010) 03 (0000 0011) 04 (0000 0100)	MSB							LSB
	D8	D7	D6	D5	D4	D3	D2	D1
	VOUT1		VOUT1	•		L/ROUT1		L/ROUT1
	Gain							Gain
	<u>0 : 0dB</u>	000	<u>: TV1</u> 100 : CV	√3	000	<u>: TV1</u> 100 : V3	<u>0 : 0dB</u>	
00		001	: TV2 101 : CV	V4	001	: TV2 101 : V4	1	
(0000 0000)	1 : 6dB	010	: CV1 110 : M	UTE	010	: V1 110 : M	UTE	1 : 6dB
		011	: CV2 111 : M	UTE	011	: V2 111 : Pr	/Pb	
	VOUT2		VOUT2			L/ROUT2		
	Gain							Gain
	<u>0 : 0dB</u>		<u>: TV1</u> 100 : C		<u>000</u>	<u>0 : 0dB</u>		
			: TV2 101 : CV			:TV2 101:V2 :V1 110:M		
(0000 0001)	1 : 6dB		: CV1 110 : M		010	1 : 6dB		
		011	: CV2 111 : Y+	+C	011	: V2 111 : Pr L/ROUT3	/Pb	
	VOUT3		VOUT3			L/ROUT3		
	Gain	000	. T) (4 . 400 . C)	12	000	Gain		
00	<u>0 : 0dB</u>		<u>:TV1</u> 100 : C ^V :TV2 101 : C ^V			<u>:TV1</u> 100 : V3 :TV2 101 : V4		<u>0 : 0dB</u>
-	1 : 6dB		: CV1 110 : M			: V1 110 : M		1 : 6dB
(0000 0010)	1.00B		: CV1 110.10			: V2 111:Pr		1.000
		VOUT			L/ROUT1	L/ROUT2	L/ROUT3	
		<u>00 : Y</u>			<u>0 : Pr5/Pb5</u>	<u>0 : Pr5/Pb5</u>	<u>0 : Pr5/Pb5</u>	
	*	01 : ነ		*				*
(0000 0011)		10 : Y			1 : Pr6/Pb6	1 : Pr6/Pb6	1 : Pr6/Pb6	
		11 : Y						
	Y/COUT1		Y/C/Pr/PbOUT1		GPO1	GPO2	GPO3	GPO4
	Gain	000 - 14		COMP	0.1.0	0.1.0	0.1.000	0.1.000
04	<u>0 : 0dB</u>		<u>1/C1</u> 100 : Y/C 2/C2 101 : Y5/I		<u>0 : Low</u>	<u>0 : Low</u>	<u>0 : Low</u>	<u>0 : Low</u>
-	1 : 6dB		2/C2 101 15/1 3/C3 110 : Y6/1		1 : High	1 : High	1 : High	1 : High
(0000 0100)	1.000		4/C4 111: ML		i . riigii	r . mgn	1. High	i . mgn
	Y/COUT2		PbOUT2 & VOU		GPO5	GPO6	DC	OUT
	Gain				0.00	0.00		·
	<u>0 : 0dB</u>	000 : Y	<u>1/C1</u> 100 : VOI	UT2	<u>0 : Low</u>	<u>0 : Low</u>	00/01 : 0)V (Low)
05			2/C2 101 : Y5/					I.9V (Mid)
(0000 0101)	1 : 6dB	010 : Y3	3/C3 110 : Y6/	Pr6/Pb6	1 : High	1 : High		1.5V (High)
		011 : Y4	4/C4 111 : ML	JTE				

* : indicates undefined

LA79500E

0 : 0dB output		gain selector
1 : 6dB output		
		/2, Pr/PbOUT1/2 output gain selector
0 : 0dB output 1 : 6dB output		
1. oub output		
•		OUT1/2/3 output gain selector
0 : 0dB output 1 : 6dB output		
T. oub output		
	_	t signals output to each video output
0 : Selects the '	-	4 : Selects the CV3 input
1 : Selects the	-	5 : Selects the CV4 input
2 : Selects the	-	6: MUTE 7: MUTE (VOUT1), X (C (VOUT2 / 2))
3 : Selects the	C V 2 Input	7 : MUTE (VOUT1), Y+C (VOUT2 / 3) (VOUT2:Set *2)
		(\\0012.set 2)
L/ROUT1/2/3(1):	These bits select the	input signals output to each Audio L/R output
0 : Selects the '	1	4 : Selects the V3L/R input
1 : Selects the	-	5 : Selects the V4L/R input
2 : Selects the	-	6 : MUTE
3 : Selects the	V2L/R input	7 : Selects the Pr/Pb (Cr/Cb) mode *1
*1 L/ROUT1/2/3(2	?) : This bit selects th	e input signals output to CP5L/R, CP6L/R output
0 : Selects the	•	
1 : Selects the	CP6L/R input	
	$\mathbf{x}_{\mathbf{x}}$ bits calcot the \mathbf{V}	C input signals output to VOUT3 (Y+C mode)
0 : Selects the		2 : Selects the Y3/C3 input
1 : Selects the	-	3 : Selects the Y4/C4 input
		: These bits select the input signals output to each Video output
0 : Selects the	-	4 : Selects the Y/CCOMB input, VOUT2 output
1 : Selects the 2 : Selects the	-	5 : Selects the Y5/Pr5/Pb5 input6 : Selects the Y6/Pr6/Pb6 input
3 : Selects the		7 : Mute
	-	
		from GPIO1/2/3/4/5/6
0 : LOW(1.0V 1 : HIGH(4.0V	,	
1.1101(4.0)	of more)	
DC_OUT : These b	its set the DC voltage	e output from Pin67 (DC_OUT)
0:0V	2:1.9V	
1:0V	3:4.5V	

S	Slave	address	А	DATA1	А	DATA	2 A		DATA3	А	DATA4	А	DATA	5 A		
	(8	bit)		(8bit)		(8bit)			(8bit)		(8bit)		(8bit)			
	t conditi d mode		↑ Ack	nowledge										op cond		
(Cat							Data b	vte					. 1101		Je	
		MSE	3					,						LSI	в	
		D8		D7		D6	D5		D4		D3		D2	D1	I	
		TV1		TV2		CV1	CV2	2	CV3		CV4					
D	ATA1	0 : No :	sig.	0 : No sig.	0 :	: No sig.	0 : No	sig.	0 : No s	sig.	0 : No sig.		*	*		
		1 : Signal		1 : Signal	1	: Signal	1 : Sig	nal	1 : Sigi	nal	1 : Signal					
		YCOMB		Y1		Y2	Y3		Y4		Y5		Y6			
D	ATA2	0 : No sig.		0 : No sig.	0 :	: No sig.	0 : No	sig.	0 : No s	sig.	0 : No sig.	0	: No sig.	*	*	
5.		1 : Signal		1 : Signal	1	: Signal	1 : Sig	nal	1 : Sigi	nal	1 : Signal	1	: Signal			
		GPI1		GPI2		GPI3	GPI	4	GPI	5	GPI6		DC	_IN		
D	ATA3	0 : Lo	w	0 : Low	C) : Low	0 : Lo	w	0 : Lo	0 : Low 0 : Low		00 : 1.3V or less 01 : 1.3V or more to				
		1 : Hig	gh	1 : High	1	: High	1 : Hi	gh	1 : Hig	gh	1 : High			or less		
				S-2 SEL		-3 SEL		EL	-							
D	ATA4	1 : Lo		1 : Low		I : Low	1 : Lo		*		*		*	*		
		0 : Hig	gh	0 : High	0) : High	0 : Hi	gh								
			S2	-1		S2	-2		_	S2	2-3		S2	2-4		
D	ATA5	00 : 4:3 v ATA5 01 : 4:3 l 10 : 16:9		ideo sig. etter-box	00 : 4:3 vid 01 : 4:3 Let		etter-box		01	: 4:3 L	4:3 video sig. 4:3 Letter-box		00 : 4:3 video sig. 01 : 4:3 Letter-box			
			. 10.9 : No si		10 : 16:9 11 : No sig.			10 : 16:9 11 : No sig.		10 : 16:9 11 : No sig.						

S-1 SEL to S-4 SEL

1 : S-1 to S-4 pins are grounded.

0 : S-1 to S-4 pins are not grounded.

S2-1 to S2-4

S2-1 to S2-4 are actually determined by comparing the S2-1 to S2-4 pin DC voltages with two threshold. However, when the S-1 to S-4 pins are OPEN(HIGH) the outputs are fixed to "11".

S2-1 to S2-4 : DATA bit 1.3V or less : 00 1.3V or more to 2.5V or less : 01 2.5V or more : 10 S-1 to S-4 OPEN (HIGH) : 11

LA79500E

1) Data transfer manual : [1] is High level. [0] is Low level.

I²C-BUS control system is adopted in SW LSI and SW LSI is controlled by SCL (Serial Clock) and SDA (Serial Data). At first, please set up the START condition^{*1} by these two terminals (SCL and SDA). And next, please input the 8bits data which should be synchronized with SCL into SDA terminal Still more, please give priority to high rank bit at data transfer order (MSB→LSB). The 9th bit is called as ACK (Acknowledge), SW LSI sends [0] to the SDA terminal during SCL [1] period. So, please open the port of micro-processor during this period. And next, please transfer sub-address data (called as Group) and control data. As thus the Data transfer Stop condition^{*2} is finished.

2) Transfer data format

The transfer data is composed by START condition, Slave address data, sub-address data, control data and STOP condition.

There are 6 control groups.

After setting up the START condition, please transfer the Slave Address. sub-address data and next control data (Please see the Fig.1)

Slave Address is composed by 7bits, and this bit 8th bit should be set as [0] at write mode and [1] at read mode. This 8th bit called as R/W bit, and this bit shows the data transmission direction. [0] means send mode (accept mode with SW LSI) and [1] means accept mode (send mode with SW LSI) fundamentally.

The both of sub-address data and control data are composed by 8bits, and the one control action is defined with combination of these two data. And if you want to control 2 or more groups at the same mode, you can realize it by sending some control data together.

The data makes meaning with all bits, so you cannot stop the sending until all data transfer is over. If you want to stop transfer action, please transfer the STOP condition.

You can select how to send as follws.(write mode)

- Pattern A Start condition + Slave Address + Sub Address 00 + Data 00 + Data 01 + Data 02 + Data 03 + Data 04 + Data 05 + Stop condition
- Pattern B Start condition + Slave Address + Sub Address 01 + Data 01 + Data 02 + Data 03 + Data 04 + Data 05 + Stop condition
- Pattern C Start condition + Slave Address + Sub Address 02 + Data 02 + Data 03 + Data 04 + Data 05 + Stop condition
- Pattern D Start condition + Slave Address + Sub Address 03 + Data 03 + Data 04 + Data 05 + Stop condition
- Pattern E Start condition + Slave Address + Sub Address 04 + Data 04 + Data 05 + Stop condition
- Pattern F Start condition + Slave Address + Sub Address (01 or 02 or 03 or 04 or 05) + Data (01 or 02 or 03 or 04 or 05) + Stop condition (send only 1Data)

START condition	Slave Address	R/W	ACK	Sub-Address	ACK	Control data	ACK		STOP condition			
Fin 4. Data Obrastana												

Fig.1 Data Structure

3) Initialize

SW LSI is initialized as the following mode for circuit protection. Please see "SERIAL CONTROL TABLE".

Demostra		Ratir		
Parameter	Symbol	Min	Max	Unit
LOW level input voltage	VIL	0	1.5	V
HIGH level input voltage	VIH	3.5	5.0	V
LOW level output current	IOL		3.0	mA
SCL clock frequency	fSCL		100	kHz
Set-up time for a repeated START condition	tSU:STA	4.7		μS
Hold time START condition. After this period, the first clock pulse is generated.	tHD:STA	4.0		μs
LOW period of the SCL clock	tLOW	4.7		μS
Rise time of both SDA and SDL signals	tR	0	1.0	μS
HIGH period of the SCL clock	tHIGH	4.0		μS
Fall time of both SDA and SDL signals	tF	0	1.0	μS
Data hold time	tHD:DAT	0		μS
Data set-up time	tSU:DAT	250		ns
Set-up time for STOP condition	tSU:STO	4.0		μS
BUS fred time between a STOP and START condition	tBUF	4.7		μS

Characteristics of the SDA and SCL 1/0 stages for SW LSI







Fig.2 Definition of timing

Video Block




Audio Block









- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice.