DATA SHEET

## LA79500E

## Monolithic Linear IC

For TV

# 6-input, 3-output Switch 

## Overview

This LA79500E is a 6-input, 3-output switch for TV.

## Functions

- Composite 6 inputs with 3 outputs
- Component 2 inputs with 2 outputs
- Audio 8 inputs with 3 outputs (L/R)
- Serial control with $\mathrm{I}^{2} \mathrm{C}$ bus
- General purpose I/O
- Acceptance from Y/C comb filter output
- S1, S2 protocol interface
- Y/C MIX circuit
- All video and audio output Gains are selectable by a single bit as 0 or 6 dB .
- Sync-tip clamps include a simple signal detector readable over $\mathrm{I}^{2} \mathrm{C}$ bus.


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |  | 13 | V |
| Allowable current electric power | Pd max | ${ }^{*}$ Mounted on a board. | 1600 | mW |
| Operating temperature | Topr |  | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Mounted on a board : $114.3 \times 76.1 \times 1.6 \mathrm{~mm}^{3}$, glass epoxy resin.

Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |  |
| :--- | :---: | :---: | :---: | :---: |
| Recommending supply voltage | $V_{\text {CC }}$ |  | $V$ |  |
| Operating supply voltage | $V_{\text {CC }}$ op |  | 12 |  |

Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.


## LA79500E

Electrical Characteristics/Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Current consumption | ${ }^{\text {ICC }}$ | No signal, No load | 67 | 90 | 113 | mA |
| [Video system] |  |  |  |  |  |  |
| Frequency response characteristics | frv | 100kHz/7MHz | -1.0 | 0 | 1.0 | dB |
| Maximum input level | Ddv | $\mathrm{f}=100 \mathrm{kHz}$, output $\mathrm{THD}=1 \%$ input | 1.4 | 1.6 |  | Vp-p |
| Voltage gain 1 | GVv1 | 6 dB select | 5.9 | 6.4 | 6.9 | dB |
| Voltage gain 2 | GVv2 | OdB select | 0.0 | 0.4 | 0.9 | dB |
| Cross talk | Vctv | $\mathrm{f}=3.58 \mathrm{MHz}$ |  | -60 | -55 | dB |
| [Audio system] |  |  |  |  |  |  |
| Voltage gain 1 | GVa1 | 6 dB select | 5.9 | 6.4 | 6.9 | dB |
| Voltage gain 2 | GVa2 | OdB select | 0.0 | 0.4 | 0.9 | dB |
| Frequency response characteristics | Fra | $100 \mathrm{~Hz} / 20 \mathrm{kHz}$ | -1.0 | 0 | 1.0 | dB |
| Total harmonic distortion | THD | $\mathrm{f}=1 \mathrm{kHz}, 2.2 \mathrm{Vp}-\mathrm{p}$ input |  | 0.03 | 0.05 | \% |
| Maximum input level | Dda | $\mathrm{f}=1 \mathrm{kHz}$, output THD $=0.3 \%$ input | 2.3 | 2.5 |  | Vrms |
| Cross talk | Vcta | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vp}$-p input |  | -90 | -80 | dB |
| Supply Ripple rejection ratio | SRrr | $\mathrm{f}=100 \mathrm{~Hz}, 0.3 \mathrm{Vp}$-p applied to $\mathrm{V}_{\mathrm{CC}}$ |  | -55 | -40 | dB |
| S/N ratio | $\mathrm{S} / \mathrm{Na}$ | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vrms}$ input |  | -100 | -90 | dB |
| [Logic system] |  |  |  |  |  |  |
| High level input voltage | ViH |  | 3.5 |  | 5.0 | V |
| Low level input voltage | ViL |  | 0 |  | 1.5 | V |
| Low level output voltage | VoL | SDA 3mA current supplied | 0 |  | 0.4 | V |
| High level input current | liH | $\mathrm{V}_{\mathrm{IH}}=4.5 \mathrm{~V}$ | 0 |  | 10 | $\mu \mathrm{A}$ |
| Low level input current | liL | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | 0 |  | 10 | $\mu \mathrm{A}$ |
| Maximum clock frequency | fscl |  | 0 |  | 100 | kHz |
| Minimum waiting time for data change | tBUF |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| Minimum waiting time for data transfer start | tHD:STA |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| Low level clock Pulse width | tLOW |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| High level clock pulse width | tHIGH |  | 4.0 |  |  | $\mu \mathrm{S}$ |
| Minimum waiting time for start preparation | tSU:STA |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| Minimum data hold time | tHD:DAT |  | 0 |  |  | $\mu \mathrm{s}$ |
| Minimum data preparation time | tSU:DAT |  | 250 |  |  | ns |
| Rise time | tR |  |  |  | 1 | $\mu \mathrm{s}$ |
| Fall time | tF |  |  |  | 300 | ns |
| Minimum waiting time for stop preparation | tSU:STO |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| GPIO1/2/3/4/5/6 (Pin5/13/27/33/55/63) |  |  |  |  |  |  |
| High level input voltage | GPIH |  | 3.5 |  |  | V |
| Low level input voltage | GPIL |  |  |  | 1.5 | V |
| High level output voltage | GPOH | $50 \mu \mathrm{~A}$ current loaded | 4.0 |  |  | V |
| Low level output voltage | GPOL | 1 mA current supplied |  |  | 1.0 | V |
| DC_OUT (Pin67) |  |  |  |  |  |  |
| High level output voltage | DCOH | DC_OUT (BUS Write) 11 $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 4.0 | 4.5 |  | V |
| Middle level output voltage | DCOM | $\begin{aligned} & \text { DC_OUT (BUS Write) } 10 \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \end{aligned}$ | 1.4 | 1.9 | 2.4 | V |
| Low level output voltage | DCOL | DC_OUT (BUS Write) 01/00 $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ |  |  | 0.5 | V |
| DC_IN (Pin66) |  |  |  |  |  |  |
| High level input voltage | DCIH | DC_IN (BUS read) 10 | 3.0 |  |  | V |
| Middle level input voltage | DCIM | DC_IN (BUS read) 01 | 1.5 | 1.9 | 2.3 | V |
| Low level input voltage | DCIL | DC_IN (BUS read) 00 |  |  | 1.0 | V |

LA79500E
Terminal Voltage/ Input Impedance

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Video signal inputs terminal voltage (Pin6/14/34/71/75/78) | CVYIV |  | 2.0 | 2.5 | 3.0 | V |
| Video signal outputs terminal voltage (Pin46/56/64) | CVYOV |  | 2.0 | 2.5 | 3.0 | V |
| Y signal inputs terminal voltage (Pin8/16/21/28/36/80/65) | YIV |  | 2.0 | 2.5 | 3.0 | V |
| Y/V signal outputs terminal voltage (Pin54/62) | YOV |  | 2.0 | 2.5 | 3.0 | V |
| C signal inputs terminal voltage (Pin2/10/18/38/68) | CIV |  | 2.3 | 2.8 | 3.3 | V |
| C signal outputs terminal voltage (Pin52/60) | cov |  | 2.3 | 2.8 | 3.3 | V |
| C signal inputs terminal impedance (Pin2/10/18/38/68) | Clz |  | 8.0 | 10.0 | 12.0 | k $\Omega$ |
| $\mathrm{Pb} / \mathrm{Pr}$ signal inputs terminal voltage (Pin23/25/30/32) | PbrIV |  | 2.0 | 2.5 | 3.0 | V |
| $\mathrm{Pb} / \mathrm{Pr}$ signal outputs terminal voltage (Pin49/50/57/58) | PbrOV |  | 1.9 | 2.4 | 2.9 | V |
| Audio signal inputs terminal voltage (Pin1/7/9/15/17/22/24/29/31 /35/37/70/72/74/76/79) | AIV |  | 5.3 | 5.8 | 6.3 | V |
| Audio signal outputs terminal voltage (Pin45/47/51/53/59/61) | AOV |  | 4.7 | 5.2 | 5.7 | V |
| Audio signal inputs terminal impedance (Pin1/7/9/15/17/22/24/29/31 /35/37/70/72/74/76/79) | Alz |  | 40.0 | 50.0 | 60.0 | k $\Omega$ |

## Package Dimensions

unit: mm
3174A


SANYO : QIP80E(14X20)

Pd max - Ta


## Block Diagram



## Pin Description

| Pin No. | Symbol | Pin Voltage (V) | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 71 \\ 75 \\ 78 \\ 6 \\ 14 \\ 34 \end{gathered}$ | $\begin{aligned} & \text { TV1 } \\ & \text { TV2 } \\ & \text { CV1 } \\ & \text { CV2 } \\ & \text { CV3 } \\ & \text { CV4 } \end{aligned}$ | 2.5 | Video signal inputs. Input composite video signals. |  |
| $\begin{gathered} 80 \\ 8 \\ 16 \\ 36 \\ 21 \\ 28 \end{gathered}$ | $\begin{aligned} & \mathrm{Y} 1 \\ & \mathrm{Y} 2 \\ & \mathrm{Y} 3 \\ & \mathrm{Y} 4 \\ & \mathrm{Y} 5 \\ & \mathrm{Y} 6 \end{aligned}$ | 2.5 | Y/C separation signal inputs. Input luminance signals. |  |
| $\begin{gathered} 2 \\ 10 \\ 18 \\ 38 \end{gathered}$ | $\begin{aligned} & \mathrm{C} 1 \\ & \mathrm{C} 2 \\ & \mathrm{C} 3 \\ & \mathrm{C} 4 \end{aligned}$ | 2.8 | Y/C separation signal inputs. Input chrominance signals. |  |
| $\begin{gathered} 70,72 \\ 74,76 \\ 79,1 \\ 7,9 \\ 15,17 \\ 35,37 \\ 22,24 \\ 29,31 \end{gathered}$ | TV1L, TV1R TV2L, TV2R V1L, V1R V2L, V2R V3L, V3R V4L, V4R CP5L, CP5R CP6L, CP6R | 5.8 | Audio signal inputs. |  |
| $\begin{aligned} & 25 \\ & 23 \\ & 32 \\ & 30 \end{aligned}$ | PR5 <br> PB5 <br> PR6 <br> PB6 | 2.5 | Component PB/PR inputs. |  |
| $\begin{aligned} & 64 \\ & 56 \\ & 46 \end{aligned}$ | VOUT1 <br> VOUT2 <br> VOUT3 | 2.5 | Video signal outputs. <br> Output composite video signals. |  |

Continued on next page.

LA79500E
Continued from preceding page.

| Pin No. | Symbol | Pin Voltage (V) | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 62 \\ & 54 \end{aligned}$ | Y/VOUT1 Y/VOUT2 | 2.5 | Video signal outputs. <br> Either composite video signal output or luminance signal output can be selected by $\mathrm{I}^{2} \mathrm{C}$ bus control. |  |
| $\begin{aligned} & 60 \\ & 52 \end{aligned}$ | $\begin{aligned} & \text { COUT1 } \\ & \text { COUT2 } \end{aligned}$ | 2.8 | Video signal outputs. <br> Output chorominance signals. |  |
| $\begin{aligned} & 61 \\ & 53 \\ & 47 \\ & 59 \\ & 51 \\ & 45 \end{aligned}$ | LOUT1 <br> LOUT2 <br> LOUT3 <br> ROUT1 <br> ROUT2 <br> ROUT3 | 5.2 | Audio signal outputs. |  |
| $\begin{gathered} \hline 4 \\ 12 \\ 20 \\ 40 \end{gathered}$ | $\begin{aligned} & \hline \text { S-1 } \\ & \text { S-2 } \\ & \text { S-3 } \\ & \text { S-4 } \end{aligned}$ |  | Composite video/S selector. <br> The detection results are written to the status register. <br> S signal at 3.5 V or less. <br> Composite video signal at 3.5 V or more. <br> This pin is pulled up to 5 V by a $100 \mathrm{k} \Omega$ resistor, so the composite video signalis selected when open. |  |
| $\begin{gathered} 3 \\ 11 \\ 19 \\ 39 \end{gathered}$ | $\begin{aligned} & \mathrm{S} 2-1 \\ & \mathrm{~S} 2-2 \\ & \mathrm{~S} 2-3 \\ & \mathrm{~S} 2-4 \end{aligned}$ |  | Detects the S2-compatible DC superimposed onto the C signal. <br> $4: 3$ video signal at 1.3 V or less. <br> 4:3 letter-box signal at 1.3 V or moreto 2.5 V or less. <br> 16:9 picture squeezed signal at 2.5 V or more. <br> This pin is pulled down to GND by a $100 \mathrm{k} \Omega$ resistor, so the 4:3 video signal is selected when open. |  |
| $\begin{aligned} & 57 \\ & 58 \\ & 49 \\ & 50 \end{aligned}$ | PROUT1 <br> PBOUT1 <br> PROUT2 <br> PBOUT2 | 2.4 | Component PB/PR outputs. |  |

Continued on next page.

LA79500E
Continued from preceding page.

| Pin No. | Symbol | Pin Voltage (V) | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 5 \\ 13 \\ 27 \\ 33 \\ 55 \\ 63 \end{gathered}$ | GPIO1 <br> GPIO2 <br> GPIO3 <br> GPIO4 <br> GPIO5 <br> GPIO6 |  | General purpose I/O. |  |
| 65 | YCOMB | 2.5 | The YCOMB pin inputs the signal obtained by Y/C separating the VOUT1 pin output. |  |
| 68 | CCOMB | 2.8 | The CCOMB pin inputs the signal obtained by Y/C separating the VOUT1 pin output. |  |
| 41 | ADR |  | Selects the slave address for the $I^{2} \mathrm{C}$ bus. 90 H at 1.5 V or less. <br> 92 H at 2.5 V or more. <br> 90 H when open. |  |
| 43 | DATA |  | $1^{2} \mathrm{C}$ bus signal input $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \max =1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}} \min =3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}} \max =0.4 \mathrm{~V} \end{aligned}$ |  |
| 42 | CLK |  | $1^{2} C$ bus signal input $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}^{\max }=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}} \text { min }=3.0 \mathrm{~V} \end{aligned}$ |  |

Continued on next page.

## LA79500E

Continued from preceding page.

| Pin No. | Symbol | Pin Voltage (V) | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| 77 | BIAS | 10.2 | Internal reference bias. Connect to GND via a capacitor. |  |
| 66 | DC_IN |  | Detection Pin of DC input <br> 1.3 V or less : 00 <br> 1.3 V or more to 2.5 V or less : 01 <br> 2.5 V or more : 10 <br> This pin is pulled down to GND by a $100 \mathrm{k} \Omega$ resistor. |  |
| 67 | DC_OUT |  | Outputs the S2-compatible DC. <br> Control is perfomed by the $I^{2} \mathrm{C}$ bus. <br> S2 protocol output impedance of $10 \pm 3 \mathrm{Kohm}$ is realized by attaching external resisitance of 4.7 kohm . |  |
| 48 | MUTE |  | ALL signal output mute. Mute OFF at 1.5 V or less Mute ON at 2.0 V or more. Mute OFF when open. |  |
| 26 | $\mathrm{V}_{\mathrm{CC}}$ | 12.0 | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\begin{aligned} & 44 \\ & 73 \end{aligned}$ | GND | 0.0 | GND |  |
| 69 | NC |  | Not connected |  |

## Serial Control Specification

## Slave address

MSB

| 1 | 0 | 0 | 1 | 0 | 0 | ADR | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

ADR : This bit sets the slave address set by the address pin.
0 : address pin "LOW"
1 : address pin "HIGH"
R/W : Read/write mode
0 : Control data write
1 : Staus register read

Data format (Write mode)


Sub address and Data byte

| Write mode *: indicates undefin |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sub address | Data byte (Underline is initial setting.) |  |  |  |  |  |  |
|  | $\begin{gathered} \hline \text { MSB } \\ \text { D8 } \end{gathered}$ | D7 | D6 | D4 | D3 | D2 | $\begin{gathered} \text { LSB } \\ \text { D1 } \end{gathered}$ |
| $\begin{gathered} 00 \\ (00000000) \end{gathered}$ | $\begin{aligned} & \text { VOUT1 } \\ & \text { Gain } \\ & 0: 0 \mathrm{~dB} \\ & \hline 1: 6 \mathrm{~dB} \end{aligned}$ |  | VOUT <br> $\mathbf{0 0 0 : T V 1} 10$ <br> $001:$ TV2 <br> 010: CV1 110 <br> $011:$ CV2 <br> 111 |  | L/ROUT1 TV1 100: TV2 101: V1 110: V2 111: P |  | $\begin{aligned} & \text { L/ROUT1 } \\ & \text { Gain } \\ & \underline{0: 0 \mathrm{~dB}} \\ & 1: 6 \mathrm{~dB} \end{aligned}$ |
| $\begin{gathered} 01 \\ (00000001) \end{gathered}$ | $\begin{aligned} & \text { VOUT2 } \\ & \text { Gain } \\ & 0: 0 \mathrm{~dB} \\ & \hline 1: 6 \mathrm{~dB} \end{aligned}$ |  | VOUT <br> $000:$ TV1 <br> $001:$ TV2 <br> 010: CV1 <br> 011: CV2 <br> 111 |  | L/ROUT2 TV1 100: TV2 101: V1 110: V2 111: P |  | $\begin{gathered} \text { L/ROUT2 } \\ \text { Gain } \\ \underline{0: 0 \mathrm{~dB}} \\ 1: 6 \mathrm{~dB} \end{gathered}$ |
| $\begin{gathered} 02 \\ (00000010) \end{gathered}$ | $\begin{aligned} & \text { VOUT3 } \\ & \text { Gain } \\ & \underline{0: 0 \mathrm{~dB}} \\ & 1: 6 \mathrm{~dB} \end{aligned}$ |  | VOUT <br> $\frac{000: \text { TV1 }}{} 100$ <br> $001:$ TV2 <br> $010:$ CV1 <br> 011: CV2 <br> 011 |  | L/ROUT3 TV1 100: TV2 101: V1 110: V2 111: P |  | $\begin{aligned} & \text { L/ROUT3 } \\ & \text { Gain } \\ & \underline{0: 0 \mathrm{~dB}} \\ & 1: 6 \mathrm{~dB} \end{aligned}$ |
| $\begin{gathered} 03 \\ (00000011) \end{gathered}$ | * |  | VOUT3 Y+C $\begin{aligned} & \frac{00: Y 1 / C 1}{01: Y 2 / C 2} \\ & 10: Y 3 / C 3 \\ & 11: Y 4 / C 4 \end{aligned}$ | $\begin{aligned} & \text { L/ROUT1 } \\ & \underline{0: \operatorname{Pr} 5 / P b 5} \\ & 1: \operatorname{Pr} 6 / P b 6 \end{aligned}$ | $\begin{aligned} & \text { L/ROUT2 } \\ & \underline{0: \operatorname{Pr} 5 / P b 5} \\ & 1: \operatorname{Pr} 6 / P b 6 \end{aligned}$ | $\begin{aligned} & \text { L/ROUT3 } \\ & \underline{0: \operatorname{Pr} 5 / P b 5} \\ & 1: \operatorname{Pr} 6 / P b 6 \end{aligned}$ | * |
| $\begin{gathered} 04 \\ (00000100) \end{gathered}$ | $\begin{aligned} & \text { Y/COUT1 } \\ & \text { Gain } \\ & \underline{0: 0 \mathrm{~dB}} \\ & 1: 6 \mathrm{~dB} \end{aligned}$ |  | $\mathrm{Y} / \mathrm{C} / \mathrm{Pr} / \mathrm{Pb}$  <br> $000: \mathrm{Y} 1 / \mathrm{C} 1$ 100 <br> $001: \mathrm{Y} 2 / \mathrm{C} 2$ 101 <br> $010: \mathrm{Y} 3 / \mathrm{C} 3$ 110 <br> $011: \mathrm{Y} 4 / \mathrm{C} 4$ 111 | $\begin{aligned} & \text { GPO1 } \\ & \underline{0: \text { Low }} \\ & 1: \text { High } \end{aligned}$ | $\begin{aligned} & \text { GPO2 } \\ & \underline{0: \text { Low }} \\ & 1: \text { High } \end{aligned}$ | $\begin{aligned} & \text { GPO3 } \\ & \underline{0: \text { Low }} \\ & 1: \text { High } \end{aligned}$ | $\begin{aligned} & \text { GPO4 } \\ & \underline{0: \text { Low }} \\ & 1: \text { High } \end{aligned}$ |
| $\begin{gathered} 05 \\ (00000101) \end{gathered}$ | $\begin{gathered} \text { Y/COUT2 } \\ \text { Gain } \\ 0: 0 \mathrm{~dB} \\ 1: 6 \mathrm{~dB} \end{gathered}$ | $000:$ Y1/C1 $100:$ VOUT2 <br> $001:$ Y2/C2 $101:$ Y5/Pr5/Pb5 <br> $010:$ Y3/C3 $110:$ Y6/Pr6/Pb6 <br> $011:$ Y4/C4 $111:$ MUTE |  | $\begin{aligned} & \text { GPO5 } \\ & \underline{0: \text { Low }} \\ & 1 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { GPO6 } \\ & \underline{0: \text { Low }} \\ & 1: \text { High } \end{aligned}$ | DC 00/01: 10 10 11 | $\begin{aligned} & \hline \text { JT } \\ & \text { (Low) } \\ & \text { V (Mid) } \\ & \text { V (High) } \end{aligned}$ |

## LA79500E

VOUT1/2/3 gain : VOUT1/2/3 output gain selector
$0: 0 \mathrm{~dB}$ output
$1: 6 \mathrm{~dB}$ output
Y/COUT1/2 : Y/VOUT1/2 and COUT1/2, Pr/PbOUT1/2 output gain selector
$0: 0 \mathrm{~dB}$ output
$1: 6 \mathrm{~dB}$ output
L/ROUT1/2/3 gain : LOUT1/2/3 and ROUT1/2/3 output gain selector
0 : 0 dB output
$1: 6 \mathrm{~dB}$ output
VOUT1/2/3 : These bits select the input signals output to each video output
0 : Selects the TV1 input
4 : Selects the CV3 input
1 : Selects the TV2 input
5 : Selects the CV4 input
2 : Selects the CV1 input
6 : MUTE
3 : Selects the CV2 input
7 : MUTE (VOUT1), Y+C (VOUT2 / 3)
(VOUT2:Set *2)

L/ROUT1/2/3(1) : These bits select the input signals output to each Audio L/R output

0 : Selects the TV1L/R input
1 : Selects the TV2L/R input
4 : Selects the V3L/R input
2 : Selects the V1L/R input
5 : Selects the V4L/R input
3 : Selects the V2L/R input

6 : MUTE
7 : Selects the $\mathrm{Pr} / \mathrm{Pb}(\mathrm{Cr} / \mathrm{Cb})$ mode $* 1$
*1 L/ROUT1/2/3(2) : This bit selects the input signals output to CP5L/R, CP6L/R output
0 : Selects the CP5L/R input
1 : Selects the CP6L/R input
VOUT3 $\mathrm{Y}+\mathrm{C}$ : These bits select the $\mathrm{Y}+\mathrm{C}$ input signals output to VOUT3 ( $\mathrm{Y}+\mathrm{C}$ mode)
0 : Selects the $\mathrm{Y} 1 / \mathrm{C} 1$ input
2 : Selects the Y3/C3 input
1 : Selects the Y2/C2 input
3 : Selects the Y4/C4 input
*2 Y/C/Pr/PbOUT1/2 \& VOUT2 Y+C : These bits select the input signals output to each Video output
0 : Selects the Y1/C1 input 4 : Selects the Y/CCOMB input, VOUT2 output
1 : Selects the Y2/C2 input 5 : Selects the $\mathrm{Y} 5 / \mathrm{Pr} 5 / \mathrm{Pb} 5$ input
2 : Selects the Y3/C3 input 6: Selects the Y6/Pr6/Pb6 input
3 : Selects the Y4/C4 input 7 : Mute
GPO1/2/3/4/5/6 : This bit set the output from GPIO1/2/3/4/5/6
$0:$ LOW ( 1.0 V or less)
1 : $\mathrm{HIGH}(4.0 \mathrm{~V}$ or more)
DC_OUT : These bits set the DC voltage output from Pin67 (DC_OUT)
0:0V
2:1.9V
1:0V
3:4.5V

Data format (Read mode)


Start condition Acknowledge
Stop condition

Read mode

* : indicates undefined

| Data byte |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \text { MSB } \\ \text { D8 } \end{gathered}$ | D7 | D6 | D5 | D4 | D3 | D2 | $\begin{gathered} \hline \text { LSB } \\ \text { D1 } \end{gathered}$ |
| DATA1 | TV1 <br> 0 : No sig. <br> 1 : Signal | TV2 <br> 0 : No sig. <br> 1 : Signal | CV1 <br> 0 : No sig. <br> 1 : Signal | CV2 <br> 0 : No sig. <br> 1 : Signal | CV3 <br> 0 : No sig. <br> 1 : Signal | CV4 <br> 0 : No sig. <br> 1 : Signal | * | * |
| DATA2 | YCOMB <br> 0 : No sig. <br> 1 : Signal | Y1 <br> 0 : No sig. <br> 1 : Signal | Y2 <br> 0 : No sig. <br> 1 : Signal | Y3 <br> 0 : No sig. <br> 1 : Signal | Y4 <br> 0 : No sig. <br> 1 : Signal | Y5 <br> 0 : No sig. <br> 1 : Signal | Y6 <br> 0 : No sig. <br> 1 : Signal | * |
| DATA3 | $\begin{aligned} & \text { GPI1 } \\ & 0 \text { : Low } \\ & 1 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { GPI2 } \\ & 0 \text { : Low } \\ & 1 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { GPI3 } \\ & 0 \text { : Low } \\ & 1 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { GPI4 } \\ & 0 \text { : Low } \\ & 1 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { GPI5 } \\ & 0 \text { : Low } \\ & 1 \text { : High } \end{aligned}$ | GPI6 <br> 0 : Low <br> 1 : High | DC_IN$00: 1.3 \mathrm{~V}$ or less$01: 1.3 \mathrm{~V}$ or more to2.5 V or less$10: 2.5 \mathrm{~V}$ or more |  |
| DATA4 | $\begin{aligned} & \text { S-1 SEL } \\ & 1 \text { : Low } \\ & 0 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { S-2 SEL } \\ & 1 \text { : Low } \\ & 0 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { S-3 SEL } \\ & 1 \text { : Low } \\ & 0 \text { : High } \end{aligned}$ | $\begin{aligned} & \text { S-4 SEL } \\ & 1 \text { : Low } \\ & 0 \text { : High } \end{aligned}$ | * | * | * | * |
| DATA5 | $\begin{aligned} & 00: 4: 3 \text { video sig. } \\ & 01: 4: 3 \text { Letter-box } \\ & 10: 16: 9 \\ & 11: \text { No sig. } \end{aligned}$ |  | $\begin{aligned} & 00: 4: 3 \text { video sig. } \\ & 01: 4: 3 \text { Letter-box } \\ & 10: 16: 9 \\ & 11: \text { No sig. } \end{aligned}$ |  | $\begin{aligned} & 00: 4: 3 \text { video sig. } \\ & 01: 4: 3 \text { Letter-box } \\ & 10: 16: 9 \\ & 11: \text { No sig. } \end{aligned}$ |  | $\begin{aligned} & 00: 4: 3 \text { video sig. } \\ & 01: 4: 3 \text { Letter-box } \\ & 10: 16: 9 \\ & 11: \text { No sig. } \end{aligned}$ |  |

## S-1 SEL to S-4 SEL

1 : S-1 to S-4 pins are grounded.
$0: S-1$ to $\mathrm{S}-4$ pins are not grounded.

## S2-1 to S2-4

S2-1 to S2-4 are actually determined by comparing the S2-1 to S2-4 pin DC voltages with two threshold.
However, when the S-1 to S-4 pins are OPEN(HIGH) the outputs are fixed to " 11 ".
S2-1 to S2-4 : DATA bit
1.3 V or less : 00
1.3 V or more to 2.5 V or less : 01
2.5 V or more : 10

S-1 to S-4 OPEN (HIGH) : 11

## LA79500E

1) Data transfer manual : [1] is High level. [0] is Low level.
$I^{2} \mathrm{C}$-BUS control system is adopted in SW LSI and SW LSI is controlled by SCL (Serial Clock) and SDA (Serial Data). At first, please set up the START condition ${ }^{* 1}$ by these two terminals (SCL and SDA). And next, please input the 8bits data which should be synchronized with SCL into SDA terminal Still more, please give priority to high rank bit at data transfer order (MSB $\rightarrow \mathrm{LSB}$ ). The 9th bit is called as ACK (Acknowledge), SW LSI sends [0] to the SDA terminal during SCL [1] period. So, please open the port of micro-processor during this period. And next, please transfer sub-address data (called as Group) and control data. As thus the Data transfer Stop condition*2 is finished.
*1 : SDA rise up during SCI is [1] *2 : SDA fall down during SCL is [1]

## 2) Transfer data format

The transfer data is composed by START condition, Slave address data, sub-address data, control data and STOP condition.
There are 6 control groups.
After setting up the START condition, please transfer the Slave Address. sub-address data and next control data (Please see the Fig.1)
Slave Address is composed by 7 bits, and this bit 8th bit should be set as [0] at write mode and [1] at read mode. This 8th bit called as R/W bit, and this bit shows the data transmission direction. [0] means send mode (accept mode with SW LSI) and [1] means accept mode (send mode with SW LSI) fundamentally.
The both of sub-address data and control data are composed by 8bits, and the one control action is defined with combination of these two data. And if you want to control 2 or more groups at the same mode, you can realize it by sending some control data together.
The data makes meaning with all bits, so you cannot stop the sending until all data transfer is over. If you want to stop transfer action, please transfer the STOP condition.

You can select how to send as follws.(write mode)
Pattern A Start condition + Slave Address + Sub Address 00 + Data 00 + Data $01+$ Data $02+$ Data $03+$ Data $04+$ Data $05+$ Stop condition
Pattern B Start condition + Slave Address + Sub Address 01 + Data 01 + Data 02 + Data $03+$ Data 04 + Data $05+$ Stop condition
Pattern C Start condition + Slave Address + Sub Address $02+$ Data $02+$ Data $03+$ Data $04+$ Data $05+$ Stop condition
Pattern D Start condition + Slave Address + Sub Address $03+$ Data $03+$ Data 04 + Data $05+$ Stop condition
Pattern E Start condition + Slave Address + Sub Address $04+$ Data $04+$ Data $05+$ Stop condition
Pattern F Start condition + Slave Address + Sub Address (01 or 02 or 03 or 04 or 05) + Data ( 01 or 02 or 03 or 04 or 05 ) + Stop condition (send only 1Data)

| START condition | Slave Address | R/W | ACK | Sub-Address | ACK | Control data | ACK | $\cdots$ | STOP condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. 1 Data Structure

## LA79500E

3) Initialize

SW LSI is initialized as the following mode for circuit protection. Please see "SERIAL CONTROL TABLE".
Characteristics of the SDA and SCL 1/0 stages for SW LSI

| Parameter | Symbol | Ratings |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| LOW level input voltage | VIL | 0 | 1.5 | V |
| HIGH level input voltage | VIH | 3.5 | 5.0 | V |
| LOW level output current | IOL |  | 3.0 | mA |
| SCL clock frequency | fSCL |  | 100 | kHz |
| Set-up time for a repeated START condition | tSU:STA | 4.7 |  | $\mu \mathrm{s}$ |
| Hold time START condition. After this period, the first clock pulse is generated. | tHD:STA | 4.0 |  | $\mu \mathrm{s}$ |
| LOW period of the SCL clock | tLOW | 4.7 |  | $\mu \mathrm{s}$ |
| Rise time of both SDA and SDL signals | tR | 0 | 1.0 | $\mu \mathrm{s}$ |
| HIGH period of the SCL clock | tHIGH | 4.0 |  | $\mu \mathrm{s}$ |
| Fall time of both SDA and SDL signals | tF | 0 | 1.0 | $\mu \mathrm{s}$ |
| Data hold time | tHD:DAT | 0 |  | $\mu \mathrm{S}$ |
| Data set-up time | tSU:DAT | 250 |  | ns |
| Set-up time for STOP condition | tSU:STO | 4.0 |  | $\mu \mathrm{S}$ |
| BUS fred time between a STOP and START condition | tBUF | 4.7 |  | $\mu \mathrm{s}$ |



Fig. 2 Definition of timing

## Video Block



## Audio Block



## Test Circuit



Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice.

