### **Signetics**

#### **Application Specific Products**

Series 20

#### **FEATURES**

- 20-pin Universal Programmable **Array Logic**
- High-speed CMOS EPROM cell technology
  - Erasable
  - 100% testable
  - Reconfigurable (quartz window package only)
- Quarter power consumption and equivalent bipolar performance
  - 25ns and 35ns ten
- Functional replacement for Series 20 PAL devices
  - IoL = 24mA
- Register preload capability and power-up reset on all registers
- TTL and CMOS compatible
- Security fuse for preventing design duplication
- 72 AND gates and 8 input/output Macro cells
- Programmable output polarity
- Design support provided using AMAZE and other CAD tools for **PAL** devices
- Available in 300mif—wide DIP with quartz window, plastic DIP (OTP), or PLCC (OTP)


### PLC16V8-25/-35 Erasable and OTP Universal PAL®-type Devices

Signetics Programmable Logic **Product Specification** 

#### DESCRIPTION


The PLC16V8 Universal PAL-type device is a reliable, high performance substitute for discrete TTL/CMOS logic. This versatile 20-pin CMOS PLD is designed to replace full-power as well as quarter-power and half-power 20-pin PAL devices. Available in two speeds, the generic PLC16V8 device can be configured to emulate 22 different PAL devices in multiple speed/power configurations. Advanced test circuitry and reprogrammable cell technology allow complete verification of AC and DC parameters, as well as 100% programmability and functionality of the device. The AMAZE design software package from Signetics simplifies design entry based on Boolean or state equations. The PLC16V8 is field-programmable using standard programming equipment. See the programmer chart for qualified programmers.

#### **FUNCTIONAL DIAGRAM**



The PLC16V8 is a two-level logic element comprised of 10 inputs, 72 AND gates and 8 Output Macro Cells (OMC). Each Output Macro can be individually configured as a dedicated input, a dedicated output, a bidirectional I/O or as a registered output with feedback. This generic architecture provides a means of reducing documentation, inventory and manufacturing related costs. Furthermore, the PLC16V8 series devices are designed to accept both TTL and CMOS input levels to facilitate logic integration in almost any system environment.

#### **PIN CONFIGURATIONS**



9000-0007


1

PLC16V8-25/-35

NAPC/ SIGNETICS

29E D

T-46-13-47



NOTES: in the unprogrammed or virgin state:

All cells are in a conductive state.

All AND gate locations are pulled to a logic "0" (Low).

Output polarity is inverting.

Pins 1 and 11 are configured as Inputs 0 and 9, respectively, via the configuration cell, the clock and OE functions are disabled.

All output macro cells (OMC) are configured as bidirectional I/O, with the outputs disabled via the direction term.
Denotes a programmable cell location.

PLC16V8-25/-35

NAPC/ SIGNETICS

29E D

### PAL DEVICE TO PLC16V8 OUTPUT PIN CONFIGURATION CROSS REFERENCE

PIN NO.	PLC 16V8	16L8 16H8 16P8 18P8	16R4 16RP4	16R6 16RP6	16R8 16RP8	16L2 16H2 16P2	14L4 14H4 14P4	12L6 12H6 12P6	10L8 10H8 10P8						
1	I0/CLK	1	CLK	CLK	CLK	ı	1	1	l						
19	F7	В	В	В	Q	1	1	1	0						
18	F6	В	В	D	D	l	l	I 0 0 0							
17	F5	В	D	D	D	1	0	0	0						
16	F4	В	D	D	D	0	0	0	0						
15	F3	В	D	O	D	0	0	0	0						
14	F2	₿	D	D	D	-	0	0	0						
13	F1	В	В	D	D	I	1	0	0						
12	F0	В	В	В	D	ı	1	1	0						
11	l <sub>9</sub> /OE	1	Œ	Œ	OE	1	ı	- 1	1						

### T-46-13-47 PIN LABEL DESCRIPTIONS

1	Dedicated input
В	Bidirectional input,/output
0	Dedicated output
D	Registered output (D-type flip-flop)
F	Macrocell input/Output
CLK	Clock Input
OE	Output Enable
V <sub>CC</sub>	Supply Voltage
GND	Ground

The Signetics state—of—the—art Floating—Gate CMOS EPROM process yields bipolar equivalent performance at one—quarter the power consumption. The erasable nature of the EPROM process enables Signetics to functionally test the devices prior to shipment to the customer. Additionally, this allows Signetics to extensively stress test, as well as ensure the threshold voltage of each individual EPROM cell. 100% programming yield is subsequently guaranteed.

Signetics AMAZE PLD design software supports all aspects of design, simulation and programming. For simple conversion of existing PAL device codes into the PLC16V8 series format, a PAL-to-V8 Converter is also available. This stand-alone, single-disk software package translates a PAL device code (from a device or a JEDEC standard fuse map) into an equivalent PLC16V8 series JEDEC format. The PAL-to-V8 converter, which runs on an IBM PC or compatible, includes the necessary programmer interface software for most commercially available programmers.

PLC16V8-25/-35

T-46-13-47

NAPC/ SIGNETICS


29E D

### THE OUTPUT MACRO CELL (OMC)

The PLC16V8 has 8 individually programmable Output Macro Cells. The 72 AND inputs (or product terms) from the programmable AND array are connected to the 8 OMCs in groups of 9. Eight of the AND terms are dedicated to logic functions; the ninth is for asynchronous direction control, which enables/disables the respective bidirectional I/O pin.

Each OMC can be independently programmed via 16 architecture control bits, AC1<sub>n</sub> and AC2<sub>n</sub> (one pair per macro cell). Similarly, each OMC has a programmable output polarity control bit. (Xn). By configuring the pair of architecture control bits according to the configuration cell table, 4 different configurations may be implemented. Note that the configuration cell is automatically programmed based on the OMC configuration.

#### **OUTPUT MACRO CELL (OMC)**



PLC16V8-25/-35

NAPC/ SIGNETICS

29E D -

T-46-13-47

#### **CONFIGURATION CELL**


A single configuration cell controls the functions of Pins 1 and 11. Refer to Functional Diagram. When the configuration cell is programmed, Pin 1 is a dedicated clock and Pin 11 is dedicated for output enable. When the configuration cell is unprogrammed, Pins 1 and 11 are both dedicated inputs. Note that the output enable for all registered OMCs is commonfrom Pin 11 only. Output enable control of the bidirectional I/O OMCs is provided from the AND array via the direction product term.

If any one OMC is configured as registered, the configuration cell will be automatically configured (via the design software) to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively. If none of the OMCs are registered, the configuration cell will be programmed such that Pins 1 and 11 are dedicated inputs. The programming codes are as follows:

Pin 1 = CLK, Pin 11 = OE	L
Pin 1 and Pin 11 = Input	Н

	CONTR	OL CELL CONFIGUR		
FUNCTION	AC1 <sub>t</sub>	AC2 <sub>N</sub>	CONFIG. CELL	COMMENTS
Registered mode	Programmed	Programmed	Programmed	Dedicated clock from Pin 1. OE Control for all registerd OMCs from Pin 11 only.
Bidirectional I/O mode <sup>1</sup>	Unprogrammed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. 3–State control from AND array only.
Fixed input mode	Unprogrammed	Programmed	Unprogrammed	Pins 1 and 11 are dedicated inputs.
Fixed output mode	Programmed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. The feedback path (via F <sub>MUX</sub> ) is disabled.

#### ARCHITECTURE CONTROL—AC1 and AC2



A factory shipped unprogrammed device is configured such that:

- 1. All cells are in a conductive state.
- 2. All AND gates are pulled to a logic "0" (Low).
- Output polarity is inverting.
- Pins 1 and 11 are configured as inputs 0 and 9. The clock and OE functions are disabled.
- All Output Macro Cells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.
- This configuration cannot be used if any OMCs are configured as registered (Code = D). The configuration cell will be automatically configured to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively, if any one OMC is programmed as registered.

<sup>1.</sup> This is the virgin state as shipped from the factory.

PLC16V8-25/-35

T-46-13-47

NAPC/ SIGNETICS

29E D

#### **ORDERING INFORMATION**

DESCRI	PTION	ORDER CODE
Propagation Delay (Max)	I <sub>CC</sub> (Active at 15MHz)	
t <sub>PD</sub> = 25ns	50mA	PLC16V8Q25
t <sub>PD</sub> = 35ns	50mA	PLC16V8Q35
Packag	е Туре	PACKAGE <sup>1</sup>
20-pin Plastic DIP (One Time Programmable; O 300mil-wide	TP)	N
20-pin Plastic Leaded Chip Carrier		A
20-pin Ceramic DIP with quartz window (reprogr 300mil-wide	ammable)	FA

#### NOTE:

#### **ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

SYMBOL	PARAMETER	RATINGS	UNIT
Vcc	Supply voltage	-0.5 to +7	V <sub>DC</sub>
Vcc	Operating supply voltage	4.75 to 5.25	VDC
V <sub>IN</sub>	Input voltage	-0.5 to V <sub>CC</sub> + 0.5	V <sub>DC</sub>
Vout	Output voltage	-0.5 to V <sub>CC</sub> + 0.5	V <sub>DC</sub>
I <sub>IN</sub>	input currents	-10 to +10	mA
l <sub>out</sub>	Output currents	+24	mA
T <sub>A</sub>	Operating temperature range	0 to +75	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C


#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C


The PLC16V8 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Book.

#### NOTE:

#### **AC TEST CONDITIONS**



#### **VOLTAGE WAVEFORMS**



<sup>1.</sup> The package order code directly follows the device order code, i.e., PLC16V8Q25N for Plastic DIP (OTP).

Stresses above those listed may cause malfuncion or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLC16V8-25/-35

T-46-13-47

NAPC/ SIGNETICS


29E D


### DC ELECTRICAL CHARACTERISTICS 0°C $\leq$ T<sub>A</sub> $\leq$ +75°C, 4.75 $\leq$ V<sub>CC</sub> $\leq$ 5.25V

				LIMITS		V V V V V A A A A A A A A A A A A A A A	
SYMBOL	PARAMETER	TEST CONDITION	Min	Typ1	Max	UNIT	
Input volt	age <sup>2</sup>				·	· · · · · · · · · · · · · · · · · · ·	
V <sub>L</sub>	Low	V <sub>CC</sub> = Min	-0.3		0.8	٧	
V <sub>IH</sub>	High	Vcc = Max	2.0		V <sub>CC</sub> + 0.3	٧	
Output vo	ltage <sup>2</sup>		<u> </u>	- <del> </del>	<del></del>	<del></del>	
V <sub>OL</sub>	Low	Vcc = Min, I <sub>OL</sub> = 24mA			0.5	٧	
V <sub>OH</sub>	High	V <sub>CC</sub> = Min, I <sub>OH</sub> = -3.2mA V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.5mA	2.4 4.0				
		Vcc = Min, IoH = -50µA	4.4			V V V V V V μΑ μΑ μΑ	
Input curr	ent		· · · · · · · · · · · · · · · · · · ·		<del></del>		
l <sub>K</sub>	Low <sup>6</sup>	V <sub>IN</sub> = GND			-10	μΑ	
I <sub>H</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>			10	μΑ	
Output cu	rrent						
I <sub>O(OFF)</sub>	Hi–Z state	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = GND			10 -10		
los	Short-circuit <sup>3,7</sup>	V <sub>OUT</sub> = GND			-130	mA	
Ico	V <sub>CC</sub> supply current (Active) <sup>4</sup>	l <sub>OUT</sub> = 0mA, f = 15MHz <sup>5</sup>			50	mA	
Capacitan	ice		* * * * * * * * * * * * * * * * * * * *		<u> </u>		
Cį	Input	V <sub>CC</sub> = 5V V <sub>IN</sub> = 2.0V		12		ρF	
СВ	1/0	V <sub>B</sub> = 2.0V		15		pF	

#### NOTES:

- 1. All typical values are at  $V_{CC} = 5V$ ,  $T_A = +25$ °C.
- 2. All voltage values are with respect to network ground terminal.
- 3. Duration of short-circuit should not exceed one second. Test one at a time.
- 4. Tested with TTL input levels:  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ . Measured with all outputs switching.
- 5. Refer to Figure 1, ΔI<sub>CC</sub> vs Frequency (worst case). (Referenced from 15MHz.)
- 6. In for Pin 1 (I<sub>0</sub>/CLK) is  $\pm$  10 $\mu$ A with  $V_{IN}$  = 0.4V.
- 7. Refer to Figure 2 for  $\Delta t_{PD}$  vs output capacitance loading.





PLC16V8-25/-35 T-46-13-47

NAPC/ SIGNETICS

29E D

### AC ELECTRICAL CHARACTERISTICS 0°C $\leq$ T<sub>A</sub> $\leq$ +75°C, 4.75 $\leq$ V<sub>CC</sub> $\leq$ 5.25V, R<sub>2</sub> = 390 $\Omega$

SYMBOL				TEST CONDITIO	N¹	PLC16	V8Q25	PLC16V	/8Q35	
SYMBOL	PARAMETER	FROM	то	R <sub>t</sub> (Ω)	C <sub>L</sub> (pF)	Min	Max	Min	Max	דואט
Pulse wi	dth		L =	<u> </u>		<del> </del>	•	<u></u>	L	J <del></del>
t <sub>CKP</sub>	Clock period (Minimum t <sub>IS</sub> + t <sub>CKO</sub> )	CLK+	CLK+	200	50	35		55		ns
t <sub>CKH</sub>	Clock width High	CLK+	CLK-	200	50	15		20		ns
t <sub>CKL</sub>	Clock width Low	CLK-	CLK+	200	50	15		20		ns
Hold tim	8			•			*	*		
t <sub>IH</sub>	Input or feedback data hold time	CLK+	Input ±	200	50	0		0		ns
Setup tin	ne	-4	• • • • • • • • • • • • • • • • • • •			· <b>L</b>	. <b>L</b>	<u> </u>	L	<del></del>
t <sub>iS</sub>	Input or feedback data setup time	l ±, F±	CLK+	200	50	20		30		ns
Propaga	tion delay			<del></del>	-,.	•	<del></del>	1		<b></b>
t <sub>PD</sub>	Delay from input to active output	1 ±, F±	F±	200	50		25		35	ns
t <sub>CKO</sub>	Clock High to output valid access Time	CLK+	F±	200	50		15		25	ns
t <sub>OE1</sub> 3	Product term enable to outputs off	1±, F±	F±	Active-High R = 1.5k Active-Low R = 550	50		25		35	ns
t <sub>OD1</sub> 2	Product term disable to outputs off	l ±, F±	F±	From V <sub>OH</sub> R = ∞ From V <sub>OL</sub> R = 200	5		25		35	ns
t <sub>OD2</sub> 2	Pin 11 output disable High to outputs off	OE	F±	From V <sub>OH</sub> R = ∞ From V <sub>OL</sub> R = 200	5		20		25	ns
t <sub>OE2</sub> 3	Pin 11 output enable to active output	OE+	F±	Active-High R = 1.5k Active-Low R = 550	50	-	20		25	ns
tppR	Power-up reset	Dut sit         1±, F±         F±           CLK+         F±           Duts         1±, F±         F±           Duts         1±, F±         F±           O         OE -         F±           Ve         OE +         F±           Seet         Vcc +         F +					25		35	ns
Frequen	cy of operation					-			<del></del>	
f <sub>MAX</sub>	Maximum frequency	Feedback (I No Feedback	/(t <sub>IS</sub> + t <sub>CKO</sub> )) (I/(t <sub>CKH</sub> + t <sub>CKL</sub> ))	200	50		28.5 33.3		18.1 25	МН

#### NOTES:

- 1. Refer also to AC Test Conditions. (Test Load Circuit)
- 2. 3-State levels are measured ±0.5V from the active steady-state level.
- 3. Resistor values fo 1.5k and  $550\Omega$  provide 3-State levels of 1.0V and 2.0v, respectively. Output timing measurements are to 1.5V level.

PLC16V8-25/-35

T-46-13-47

#### NAPC/ SIGNETICS


29E D

#### **POWER-UP RESET**

In order to facilitate state machine design and testing, a power-up reset function has been incorporated in the PLC16V8. All internal registers will reset to active-Low (logical "0") after a specified period of time (tppR). Therefore, any OMC that has been configured as a registered

output will always produce an active—High on the associated output pin because of the inverted output buffer. The internal feedback (Q) of a registered OMC will also be set High. The programmed polarity of OMC will not affect the active—High output condition during a system power—up condition. The following conditions must be considered when the asynchronous power—up reset occurs. V<sub>CC</sub> rise to 4.5V (90%) must be monotonic. The clock input must stabilize to a valid TTL level prior to the V<sub>CC</sub> rise to 60% (3.0V). All input setup and hold times (t<sub>IS</sub> and t<sub>IH</sub>) must be adhered to prior to clocking the device.

#### **TIMING DIAGRAMS**



T-46-13-47

#### Erasable and OTP **Universal PAL-Type Devices**

PLC16V8-25/-35

NAPC/ SIGNETICS

29E D

#### REGISTER PRELOAD FUNCTION (DIAGNOSTIC MODE ONLY)


In order to facilitate the testing of state machine/controller designs, a diagnostic mode register preload feature has been incorporated into the PLC16V8 series device. This feature enables the user to load the registers with predetermined states while a super voltage is applied to Pins 11 and 6 (Ig/OE and Is). (See diagram for timing and sequence.)

To read the data out, Pins 11 and 6 must be returned to normal TTL levels. The outputs,  $F_{0-7}$ , must be enabled in order to read data out. The Q outputs of the registers will reflect data in as

input via F<sub>0-7</sub> during preload. Subsequently, the register o output via the feedback path will reflect the complement of the data in as input via Fo - 7.

Refer to the voltage waveform for timing and voltage references. tpl = 10µsec.

#### REGISTER PRELOAD (DIAGNOSTIC MODE)




#### **LOGIC PROGRAMMING**

The PLC16V8 can be programmed by means of Logic Programming equipment,


With Logic programming, the AND/OR/Ex-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table. Similarly, various OMC configurations are implemented by programming the Architecture Control bits AC1 and AC2. Note that the configuration cell is automatically programmed based on the OMC configuration.

In this table, the logic state of variables I. P and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

#### **OUTPUT POLARITY -- (O. B)**



#### "AND" ARRAY - (I, B)



#### NOTE:

1. A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

PLC16V8-25/-35 T-46-13-47

#### NAPC/ SIGNETICS

29E D

# ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC16V8 Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lighting could erase a typical PLC16V8 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight.

If the PLC16V8 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC16V8 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35

minutes using an ultraviolet lamp with a 12,000µW/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm²). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/ write cycles is 50. Data retention exceeds 20 years.

#### **PROGRAMMING**

The PLC16V8-25/-35 is programmable on conventional programmers for 20-pin PAL devices. Refer to the following charts for qualified manufacturers of programmers and software tools:

PROGRAMMER MANUFACTURER	PROGRAMMER MODEL	FAMILY/PINOUT CODES
DATA I/O CORPORATION 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073–9746 (800)247–5700	System 29B, LogicPak <sup>TM</sup> 303A-011A; V05 (DIL) 303A-011B; V03 (PLCC)  UNISITE 40/48	86/38
STAG MICROSYSTEMS, INC. 1600 WYATT DRIVE SUITE 3 SANTA CLARA, CALIFORNIA 95054 (408)988-1118	ZL30/30A PROGRAMMER REV. 30A27 (DIL) REV. 30A001 (PLCC) PPZ PROGRAMMER REV. 30	12/154
	<u> </u>	

SOFTWARE MANUFACTURER	DEVELOPMENT SYSTEM
SIGNETICS COMPANY 811 EAST ARQUES AVENUE P.O. BOX 3409 SUNNYVALE, CALIFORNIA 94088–3409 (408)991–2000	AMAZE SOFTWARE REV. 1.65 AND LATER
DATA I/O 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073–9746 (800)247–5700	ABEL <sup>TM</sup> SOFTWARE REV. 3.0 AND LATER
LOGICAL DEVICES, INC. 1201 NORTHWEST 65TH PLACE FORT LAUDERDALE, FLORIDA 33309 (800)331–7766	CUPL™ SOFTWARE Version 2.5 AND LATER

PLC16V8-25/-35 T-46-13-47

NAPC/ SIGNETICS

29E D

**PROGRAM TABLE** 

																		A	RCI	CON	IFIC ONT	RO	ATIO BIT	N C	ELI	. (C	LK/	ŌĒ (	100	ITRO	OF)	E
					Ţ		_	_		_				_	A	ID					<u> </u>	-OL	AHII	+			-0	R (F F (8,	XE	0)	_	_
			with t		Ä	9	8	7	6	5	4	3	2	1	0	7	6	5	4	(f) 3	2	1	0		1	6	5	4	3	2		0
		홅	configuration cell. The clock and OE functions are disabled.  • All output macro cells (OMC) are configured as combinatorial (10 with	į	E R M O O 1 2 3 3 4 5 5 6 6 7 7 8 8 9 100 11 12 13 14 15			<u> </u>		_													ㅂ			1	$\leq$		2,			Ź
		ğ.	<u>.</u> =	5	3			_	-	-	-		-		H	-				Н		E	$\Box$		H		$\leq$		$\leq$		$\mathcal{L}$	$\leq$
		쏡.	8 5	į	4			-					Н				_		_	T		-	$\square$	8		4	4	N	$\leq$	$\langle \cdot \rangle$	4	4
	_	₹.	gg i	Ĭ	1							-		Ш								二	口			3	Z		Z	Z	Ź	Ź
	<b>}</b>	ğ.,			8	E		<u> </u>						÷										E	ď		$\leq$		$\leq$	$\geq$	$\leq$	$\leq$
3	로 노	8	8 9	<b>€</b>	10	F		-	-	-					1	Н	F		_		_	-	$\blacksquare$	K	7	0	7	M	$\leq$	N	9	7
3	ວ	დ.	ទ្ធ ដូ	2 2	11		-	F				TI		H				П				F		2	7	A	Z		Z		Z	Ź
]	ġ,	ᇣ.	<u>घ</u>	Ş	13																	E		۲	1	<u>^</u>	Ź		$\leq$		$\leq$	Ź
	8	환.	世 第 章	5	15	$\vdash$		-	H		-	-	_	-	⊢	-	├	Н	_	Н	_	-	Н	K		A	$\leq$	K	$\leq$	9	9	$\leq$
<u> </u>	\$		9 8	3 🕏	16	F					Ш			П	П	Ш	-	Н	_	П			$\Box$	2	7	A	Z		Z		Z	Z
stat	₹ ₽	88	S S	, <del>,</del> ,	16			-						Ш										Z	1	Ž	0		Z		2	Ź
를	ē ē	8	8 2	the the	20											l							Н	1	t	2	A		$\leq$		9	6
Ž.	8 =	ᅙ.	ರ ೮	\$ \frac{1}{2}	21	-	-	-	-		-			ł	1	ł	-			Н		H	Н	1	7	N	<b>A</b>		7	N	4	3
ğ,	֓֞֞֞֓֓֓֓֓֓֟֞֓֓֓֓֓֓֓֓֓֟֟֓֓֓֓֟֟֓֓֓֟֓֟֓֟֓֟	اق	ΕĎ	<u>8</u>	23												F						口	É	\$	Z	4		Z		Z	Ź
Ě	8 %	9	<b>8</b> 8	र् हु	25												-						Н		ł		A		$\leq$		$\leq$	$\leq$
Ē.		<u> </u>	5 8	ğ	28	$\vdash$	H	-	-		H	<u> </u>	-	$\vdash$	H	$\vdash$	$\vdash$	Н	<u> </u>	H	μ-	-	Н	P	4	4		6	9		4	2
NOTES: In the unprogrammed or virgin state:	<ul> <li>All AND gate locations are pulled to a logic "U" (Low).</li> <li>Output polarity is non-inverting.</li> </ul>	<ul> <li>Pins 1 and 11 are configured as inputs 0 and 9, respectively, via the</li> </ul>	configuration cell. The clock and OE functions are disabled. All output macro cells (OMC) are configured as combinatori	the outputs disabled via the direction control term.	18 19 20 21 22 23 24 25 28 27 28 29 30 31 32 33			_	E	П								H	<u> </u>		$\sqsubset$		口	É	#		Z	D A	Z		Z	Ź
,, <u>a</u> .	Z Z	й :	<u>a</u>	ŧ #	30			-		Ĺ													日		1	2	Ź	â	$\leq$		2	$\leq$
NOTES In the u	֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	띪	ā ₹	Ě	31	E		-	-	-		$\vdash$	_	_					-	-	┝╌		Н		7	4	$\leq$	<b>^</b>	$\prec$	7	9	
2 =	• •	•	•	` -	33	F		-	F									П	L	II	F	-	П	2	7	7	Z	A	Z	Z	Z	Z
	-				34									Ш										1	\$	4	Z	À	Ź		Ź	Ź
1 1		-1	١	1	36		-	<del> </del>					-								Е		Н	1	$\frac{2}{2}$	1	$\leq$		A	$\exists$	$\exists$	$\leq$
			ı		37 38 39 40 41	⊢	-	-	-	-	├-	-	L	H	H	-	-		-	-		-	-	1	7	7	9	N	<b>Y</b>	4	9	3
-		ı			40	F	F	-			F			_						$\Box$	F		H	P	7	7	Z		Ā		Z	Z
			- 1		42			_						Ш				П					日	Z	Z		Ź		Â		$\leq$	2
				ш	43		L	Ŀ	E	E			$\vdash$		<u> </u>	Ш			_			_	Н	5	ł		$\leq$	$\leq$	<u>^</u>	$\exists$	9	5
ŀ	6		-	DATE	44 45 46	F	F		H	_	F			Н	F	F	F	H			F		H	K	7	4	Z		7	D A	4	$\leq$
	CF (XXXX)			٦	47			-															口	Ź	\$	3	Z		Z	A	Z	Ź
	8				49			느										上						E	ł	2	Ź		$\leq$	Â	2	$\leq$
	2	ı	- [	j	48 49 50 51 52 53	-	┝	<del>i</del>	H	-	$\vdash$	-	├	┝	-	┝	-	H	┝	-	<del> -</del>	-	Н	K	4	A	$\leq$	H	$\triangleleft$	A	4	4
			ı	1	52		-						F								E			P	7	7	Z	Z	Z	Ā	Z	Z
		- 1	- 1	REV.	54 55			_																Z	1		Ź		$\leq$	Ź	6	Ź
1 1		-	- 1	Œ	55 58		┢			$\vdash$	_			-	-	<u></u>	-	$\vdash$	-		$\vdash$	H	Н	۲	ł	9		H	$\leq$	$\forall$	A	5
		#_	I	-	57 58	F	F	Γ	_	F			F	F	F		-		_	-	F	_	$\Box$	E	7	7	Z		$\leq$	Z	Α	$\overline{\zeta}$
		<b>IZED PART#</b>			56 57 58 59 60			-								-							口	5	\$	Z	Z		Z		AAA	Ź
		9	<u>ა</u>		61	L		-																	ł	$\exists$	$\leq$		$\leq$		A	$\leq$
		<u>Z</u> E	A E		63	$\vdash$	H	H	$\vdash$	<del> </del>	-	<u> </u>	-	<u>-</u> -	<u>-</u>	<u> </u>	-		_	<u> </u>	<u> </u>		┢┥	K	4	7	otag	Ы	$\leq$	4	<b>^</b>	٥٧
#	<b>*</b>		9	#	64	F	F	Γ	L	F	<u> </u>		F	F	<u> </u>	F	F	<u> </u>	F		F	F	$\Box$	P	7	4	7		4	7	Z	A 4
	ਨੁ	ğ	õ	Щ	68		口	E				<del> </del>											H	Z	\$	Ź	Ź		$\leq$			A
₹ 5	ğ	ž	Щ	AB B	68	┝	-	<del> </del>	$\vdash$	-	-	<u> </u>	H	┝	H	-		-	┝	H	-	<del> </del>	Н	K	ł	$\exists$	9		$\leq$	$\exists$	9	4
E W	S	ŭ	Z	7	70	F	_	-			F	Ε			-			Ε	Ε.	Е	F	_	$\Box$	2	7	7	Z	Z	Z	Z	7	A
₩ ₹	은	Ž	3	ゑ	71		Ļ	Ļ		Ļ		_			-				_					K	₫	Z	Ź		Ź	Ź	Ź	A
E 호	岁	Ĕ	¥	ğ	PIN		9	8	7	-	5	4	3_	2	1	10	18	7/	16	15	14	13	12	+	9	18	17	16	15	14	13	12
CUSTOMER NAME	SIGNETICS DEVICE#	<b>CUSTOMER SYMBOL</b>	TOTAL NUMBER OF PARTS	PROGRAM TABLE#	VARIABLE																											
	<u></u>				\$"	L	<u> </u>	L_	<u>_</u>	<u>L</u> _	L	L	L	L	L	<u> </u>	<u>L</u>	L	L	L.	L.	L		1				Ц		Ш	_	_
							D AF	_	_	F	_		AC A	BC*		cc	MTF		N.TE	UT P	01.4	RM	,	T	n			URRA KNOT				_
						LF(L			유	h	pe		ERE		-	П	Tr			INVI	=		Н		IN Di	IFO	THE TO T	OR	ARR	AY F	TURI	È
					10	F.	B)	0.0	Ü		6	TYP	E)			P	۱t		_	RTIN	_				O	F TI JRE	HE O	EVK	£Α	RCH	TEC	
					14	DON	1 CA	ME	لت				HPU			÷	1-			NFIG				_1		DHR	ECT	ONC		TRO		-
										$\  \ $			ctio		110	8	11			LK;			E L				TUS!	OUTI ED	UI			ł
		Ļ												1	=	==	_		_			_	_	_			_	_	_			

\* THE CONFIGURATION CELL IS AUTOMATICALLY PROGRAMMED BASED ON THE ONC ARCHITECTURE

TB036106

#### PLC16V8-25/-35

T-46-13-47

#### NAPC/ SIGNETICS

29E D

#### PLASTIC PLCC

- Package dimensions conform to JEDEC specifications for standard Leaded Chip Carrier outline (PLCC) package.
- Controlling dimensions are given in inches with dimensions in milimeters contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M -- 1982.
- 4. "D-E" and "F-G" are reference datums on the molded body and do not include mold

flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (0.006") on any side.

- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 7. Body material: Plastic (Epoxy).
- 8. Thermal resistance values are determined by temperature sensitive parameter (TSP)

method. This method uses the forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values follow:

Test Ambient-Still Air

Test Fixture— $\theta_{JA}$  – Glass epoxy test board (2.24" × 2.24" × 0.062".)


 $\theta_{\text{JC}}$  – Water cooled heat sink.

#### PLASTIC LEADED CHIP CARRIER (PLCC)

NO. OF LEADS	PACKAGE CODE	DESCRIPTION
20	A	350mil-wide

TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub> VALUES (°C/W)			
Die Size	Power Dissipation(W)	Average θ <sub>JA</sub>	Average θ <sub>JC</sub>
20K	0.75	70	30

#### 20-PIN PLASTIC PLCC (A PACKAGE)



PLC16V8-25/-35

T-46-13-47

#### NAPC/ SIGNETICS

#### 29E D

#### HERMETIC CERDIP WITH QUARTZ WINDOW

- Package dimensions conform to JEDEC specifications for standard Ceramic Dual Inline (Cerdip) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- 3. Dimensions and tolerancing per ANSI Y14.5M 1982.
- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Lead material: ASTM alloy F-30 (Alloy 42) or equivalent – tin plated or solder dipped.
- Body Material: Ceramic with glass seal at leads.
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the forward volt-

age drop of a calibrated diode to measure the change in junction temperature due to known power application. Test condition for these values follow:

Test Ambient-Still Air

Test Fixture—θ<sub>JA</sub> -- Textool ZIF socket with 0.04" standoff


θ<sub>JC</sub> – Water cooled heat sink.

### HERMETIC DUAL-IN-LINE PACKAGES WITH QUARTZ WINDOW

NO, OF LEADS	PACKAGE CODE DESCRIPTI	
20	FA	300mil-wide

TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub> VALUES (°C/W)			
Die Size	Power Dissipation(W)	Average θ <sub>JA</sub>	Average 0 <sub>JC</sub>
20K	0.75	70	7.8

#### 20-PIN CERAMIC DIP WITH QUARTZ WINDOW (FA PACKAGE)



PI C16V8-25/-35

T-46-13-47

#### NAPC/ SIGNETICS

29E D

#### PLASTIC DIP

- Package dimensions conform to JEDEC specification MS-001-AA for standard Plastic Dual Inline (DIP) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M – 1982.
- "T", "D" and "E" are reference datums on the molded body and do not include mold flash
- or protrusions. Mold flash or protrusions shall not exceed 0.01 inch (0.25mm) on any side.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Pin numbers start with pin #1 and continue counterclockwise when viewd from the top.
- Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 8. Body material: Plastic (Epoxy).
- 9. Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values follow:

Test Ambient—Still Air

Test Fixture— $\theta_{JA}$  – Textool ZIF socket with 0.04\* standoff

 $\theta_{JC}$  – Water cooled heat sink.

#### PLASTIC DUAL-IN-LINE PACKAGES

NO. OF LEADS	PACKAGE CODE	DESCRIPTION
20	F	Cu. Lead Frame 300mil-wide

TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub> VALUES (°C/W)			
Die Size	Power Dissipation(W)	Average θ <sub>JA</sub>	Average θ <sub>J¢</sub>
20K	0.75	70	7.8

#### 20-PIN PLASTIC (N PACKAGE)

