

# Crystal to LVPECL Clock Generator


#### **Features**

- One LVPECL Output Pair
- Selectable output frequency: 156.25 MHz or 187.5 MHz
- External crystal frequency: 25 MHz
- Low root mean square (RMS) phase jitter at 156.25 MHz, using 25 MHz crystal (1.875 MHz to 20 MHz): 0.33 ps (typical)
- Pb-free 8-Pin thin shrunk small outline package (TSSOP) Package
- Supply voltage: 3.3 V or 2.5 V
- Commercial and industrial temperature ranges

### **Functional Description**

The CY2XP24 is a PLL (phase locked loop) based high performance clock generator. It is optimized to generate 10 Gb Ethernet, Fibre Channel, and other high performance clock frequencies. It produces an output frequency that is either 6.25 times or 7.5 times the crystal frequency. It uses Cypress's low noise VCO technology to achieve low phase jitter, that meets both 10 Gb Ethernet, Fibre Channel, and SATA jitter requirements. The CY2XP24 has a crystal oscillator interface input and one LVPECL output pair.

### **Logic Block Diagram**





### Contents

Pinouts	3
Frequency Table	4
Absolute Maximum Conditions	4
Operating Conditions	4
DC Electrical Characteristics	4
AC Electrical Characteristics	5
Recommended Crystal Specifications	5
Parameter Measurements	6
Application Information	7
Power Supply Filtering Techniques	

Termination for LVPECL Output	7
Crystal Input Interface	7
Ordering Information	8
Ordering Code Definition	
Acronyms	10
Document Conventions	
Units of Measure	10
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	
Products	
PSoC Solutions	12



### **Pinouts**

Figure 1. Pin Diagram - 8 Pin TSSOP

VDD1	8	VDD
VSS <u> </u>	7	CLK
XOUT 🖂 3	6	CLK#
XIN4	5	F_SEL

Table 1. Pin Definitions - 8 Pin TSSOP

Pin	Name	Туре	Description	
1, 8	VDD	Power	3.3 V or 2.5 V power supply. All supply current flows through pin 1	
2	VSS	Power	Ground	
3, 4	XOUT, XIN	XTAL output and input	Parallel resonant crystal interface	
5	F_SEL	CMOS input	Frequency select. When HIGH, the output frequency is 7.5 times of the crystal frequency. When LOW, the output frequency is 6.25 times of the crystal frequency	
6,7	CLK#, CLK	LVPECL output	Differential clock output	



### **Frequency Table**

Inputs		PLL Multiplier Value	Output Frequency (MHz)
Crystal Frequency (MHz)	F_SEL	FEE Multiplier value	Output Frequency (MITIZ)
25	1	7.5	187.5
25	0	6.25	156.25

#### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	-	-0.5	4.4	V
V <sub>IN</sub> [1]	Input voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
T <sub>S</sub>	Temperature, vtorage	Non operating	-65	150	°C
T <sub>J</sub>	Temperature, junction		_	135	°C
ESD <sub>HBM</sub>	ESD protection (human body model)	JEDEC STD 22-A114-B	2000	_	V
UL-94	Flammability rating	At 1/8 in.	V-	-0	
$\Theta_{JA}^{[2]}$	Thermal resistance, junction to ambient	0 m/s airflow	10	00	°C / W
		1 m/s airflow	9	01	
		2.5 m/s airflow	8	37	

### **Operating Conditions**

Parameter	Description		Max	Unit
$V_{DD}$	3.3 V supply voltage	3.135	3.465	V
	2.5 V supply voltage	2.375	2.625	V
T <sub>A</sub>	Ambient temperature, commercial	0	70	°C
	Ambient temperature, industrial	-40	85	°C
T <sub>PU</sub>	Power-up time for all $V_DD$ to reach minimum specified voltage (ensure power ramps are monotonic)	0.05	500	ms

### **DC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I <sub>DD</sub>	Power supply current with output unterminated	V <sub>DD</sub> = 3.465 V, F <sub>OUT</sub> = 187.5 MHz, output unterminated	_	_	125	V
		V <sub>DD</sub> = 2.625 V, F <sub>OUT</sub> = 187.5 MHz, output unterminated	_	-	120	V
I <sub>DDT</sub>	Power supply current with output terminated	V <sub>DD</sub> = 3.465 V, F <sub>OUT</sub> = 187.5 MHz, output terminated	_	-	150	V
		V <sub>DD</sub> = 2.625V, F <sub>OUT</sub> = 187.5 MHz, output terminated	_	-	145	V
V <sub>OH</sub>	LVPECL output high voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	V <sub>DD</sub> –1.15	-	V <sub>DD</sub> -0.75	V
V <sub>OL</sub>	LVPECL output low voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	V <sub>DD</sub> –2.0	-	V <sub>DD</sub> –1.625	V
V <sub>OD1</sub>	LVPECL Peak-to-peak output voltage swing	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0 V	600	-	1000	mV

Note
 The voltage on any input or I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.
 Simulated using Apache Sentinel TI software. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.



### DC Electrical Characteristics (continued)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$V_{OD2}$	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	$V_{DD}$ = 2.5 V, R <sub>TERM</sub> = 50 Ω to $V_{DD}$ – 1.5 V	500	-	1000	mV
V <sub>OCM</sub>	LVPECL output common mode voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	$V_{DD}$ = 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 1.5 V	1.2	-	_	V
$V_{IH}$	Input high voltage		0.7 x V <sub>DD</sub>	-	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input low voltage		-0.3	-	0.3 x V <sub>DD</sub>	V
I <sub>IH</sub>	Input high current	F_SEL = V <sub>DD</sub>	-	_	115	μA
I <sub>IL</sub>	Input low current	F_SEL = V <sub>SS</sub>	-50	_	-	μA
C <sub>IN</sub> [3]	Input capacitance, F_SEL		_	15	-	pF
C <sub>INX</sub> [3]	Pin capacitance, XIN & XOUT		_	4.5	-	pF

### AC Electrical Characteristics[4]

Parameter	Description	Conditions	Min	Тур	Max	Unit
F <sub>OUT</sub>	Output frequency		156.25	_	187.5	MHz
T <sub>R</sub> , T <sub>F</sub> <sup>[5]</sup>	Output rise/fall time	20 % to 80 % of full swing	_	0.5	1.0	ns
T <sub>Jitter(<math>\phi</math>)</sub> <sup>[6]</sup>	RMS phase jitter (random)	156.25 MHz, (1.875 – 20 MHz), 3.3 V	_	0.33	_	ps
		156.25 MHz, (12 kHz – 20 MHz), 3.3 V	_	0.6	_	ps
T <sub>DC</sub> <sup>[7]</sup>	Duty cycle	Measured at zero crossing point	45	_	55	%
T <sub>LOCK</sub>	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min.)$	-	_	5	ms
T <sub>LFS</sub>	Re-lock time	Time for CLK to reach valid frequency from F_SEL pin change	_	_	1	ms

# Recommended Crystal Specifications[7]

Parameter	Description		Max	Unit
Mode	Mode of oscillation	Fund	amental	
F	Frequency	25	25	MHz
ESR	Equivalent series resistance		50	Ω
C <sub>0</sub>	Shunt capacitance		7	pF

#### Notes

- Not 100% tested, guaranteed by design and characterization.
   Characterized using an 18 pF parallel resonant crystal.
   Refer to Figure 7 on page 7.
   Refer to Figure 4 on page 4.
   Refer to Figure 7 on page 7.



#### **Parameter Measurements**

Figure 2. 3.3 V Output Load AC Test Circuit




Figure 3. 2.5 V Output Load AC Test Circuit




Figure 4. Output DC Parameters




Figure 5. Output Rise and Fall Time






Figure 6. RMS Phase Jitter



Document #: 001-15705 Rev. \*G



Figure 7. Output Duty Cycle




### Application Information

#### **Power Supply Filtering Techniques**

As in any high speed analog circuitry, noise at the power supply pins can degrade performance. To achieve optimum jitter performance, use good power supply isolation practices. Figure 8 illustrates a typical filtering scheme. Because all current flows through pin 1, the resistance and inductance between this pin and the supply is minimized. A 0.01 or 0.1  $\mu$ F ceramic chip capacitor is also located close to this pin to provide a short and low impedance AC path to ground. A 1 to 10  $\mu$ F ceramic or tantalum capacitor is located in the general vicinity of this device and may be shared with other devices.


Figure 8. Power Supply Filtering



#### **Termination for LVPECL Output**

The CY2XP24 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm dc termination on each of the two output signals. For 3.3 V operation, this data sheet specifies output levels for termination to  $V_{DD}\!\!-\!\!2.0$  V. This termination voltage can also be used for  $V_{DD}$  = 2.5 V operation, or it can be terminated to  $V_{DD}\!\!-\!\!1.5$  V. Note that it is also possible to terminate with 50 ohms to ground ( $V_{SS}$ ), but the high and low signal levels differ from the data sheet values. Termination resistors are best located close to the destination device. To avoid reflections, trace characteristic impedance ( $Z_0$ ) should match the termination impedance. Figure 9 shows a standard termination scheme.


Figure 9. LVPECL Output Termination



#### **Crystal Input Interface**

The CY2XP24 is characterized with 18 pF parallel resonant crystals. The capacitor values shown in Figure 10 are determined using a 25 MHz 18 pF parallel resonant crystal and are chosen to minimize the ppm error. Note that the optimal values for C1 and C2 depend on the parasitic trace capacitance and are therefore layout dependent.

Figure 10. Crystal Input Interface






### **Ordering Information**

Part Number	Package Type	Product Flow
CY2XP24ZXC	8-Pin TSSOP	Commercial, 0 °C to 70 °C
CY2XP24ZXCT	8-Pin TSSOP-Tape and Reel	Commercial, 0 °C to 70 °C
CY2XP24ZXI	8-Pin TSSOP	Industrial, -40 °C to 85 °C
CY2XP24ZXIT	8-Pin TSSOP–Tape and Reel	Industrial, -40 °C to 85 °C


### Ordering Code Definition





### **Package Drawing and Dimensions**


Figure 11. 8-Pin Thin Shrunk Small Outline Package (4.40 MM Body) Z8




DIMENSIONS IN MMCINCHES) MIN. MAX.

REFERENCE JEDEC MO-153

PART #					
Z08.173	STANDARD PKG.				
ZZ08.1	3 LEAD FREE PKG				





51-85093 \*C



## Acronyms

Acronym	Description		
CLKOUT	Clock output		
CMOS	Complementary metal oxide semiconductor		
DPM	Die pick map		
EPROM	Erasable programmable read only memory		
LVDS	Low-voltage differential signaling		
LVPECL	Low voltage positive emitter coupled logic		
NTSC	National television system committee		
OE	Output enable		
PAL	Phase alternate line		
PD	Power down		
PLL	Phase locked loop		
PPM	Parts per million		
TTL	Transistor transistor logic		

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
kHz	kilohertz		
kΩ	kilohms		
MHz	megahertz		
$M\Omega$	megaohms		
μΑ	microamperes		
μs	microseconds		
μV	microvolts		
μVrms	microvolts root-mean-square		
mA	milliamperes		
mm	millimeters		
ms	milliseconds		
mV	millivolts		
nA	nanoamperes		
ns	nanoseconds		
nV	nanovolts		
Ω	ohms		



# **Document History Page**

Docume Docume	Document Title: CY2XP24 Crystal to LVPECL Clock Generator Document Number: 001-15705						
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change			
**	1285703	See ECN	WWZ/KVM/ ARI	New data sheet			
*A	1451704	See ECN	WWZ/AESA	Added I-temp devices			
*B	2669117	03/05/2009	KVM/AESA	Changed crystal frequency and output frequencies Updated phase jitter value Rise & fall times changed from 350 ps to 500 ps (typ.) Junction temperature changed from 125°C to 135°C Changed IIL and IIH values Entered value for IDD Removed MSL spec Changed Data Sheet Status to Final			
*C	2700242	04/30/2009	KVM/PYRS	Typos: changed VCC to VDD, changed ps to MHz Changed footnote about external power dissipation Reformatted AC and DC tables Changed LVPECL parameters from VPP to VOD and VOCM Added CINX spec Added IDD for 2.5V Added TLOCK timing Revised text in Application Information section Changed recommended crystal load capacitor values			
*D	2718433	06/12/2009	WWZ/HMT	No change. Submit to ECN for product launch.			
*E	2767308	09/22/2009	KVM	Add phase jitter spec for 12 kHz - 20 MHz integration range Add $I_{DD}$ spec for unterminated outputs Change parameter name for $I_{DD}$ (terminated outputs) from $I_{DD}$ to $I_{DDT}$ Remove $I_{DD}$ footnote about externally dissipated current Add footnote reference to $C_{IN}$ and $C_{INX}$ :not 100% tested Add max limit for $T_R$ , $T_F$ : 1.0 ns Change $T_{LOCK}$ max from 10 ms to 5 ms Split out parameter $T_{LFS}$ from $T_{LOCK}$			
*F	2896121	03/19/2010	KVM	Updated Package Diagram (Figure 11)			
*G	3218841	03/07/2011	BASH	Updated as per template Added Acronyms and Units of Measure table Added Ordering Code Definition details Updated package diagram 51-85093 from *B to *C			



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-15705 Rev. \*G

Revised April 7, 2011

Page 12 of 12