



Silicon N-Channel MOSFET
Features

- 5A,500V, $R_{DS(on)}$ (Max1.6Ω)@ $V_{GS}=10V$
- Ultra-low Gate charge(Typical 18nC)
- Fast Switching Capability
- 100%Avalanche Tested
- Maximum Junction Temperature Range(150°C)


General Description

This Power MOSFET is produced using Winsemi's advanced planar stripe, DMOS technology. This latest technology has been especially designed to minimize on-state resistance, have a high rugged avalanche characteristics. This devices is specially well suited for high efficiency switch model power supplies, power factor correction and half bridge and full bridge resonant topology line a electronic lamp ballast.


Absolute Maximum Ratings

Symbol	Parameter	Value	Units
V_{DSS}	Drain Source Voltage	500	V
I_D	Continuous Drain Current(@ $T_c=25^\circ C$)	5	A
	Continuous Drain Current(@ $T_c=100^\circ C$)	2.9	A
I_{DM}	Drain Current Pulsed	(Note1)	A
V_{GS}	Gate to Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note2)	mJ
E_{AR}	Repetitive Avalanche Energy	(Note1)	mJ
dv/dt	Peak Diode Recovery dv / dt	(Note3)	V/ ns
P_D	Total Power Dissipation(@ $T_c=25^\circ C$)	61	W
	Derating Factor above 25°C	0.49	W/°C
T_J, T_{stg}	Junction and Storage Temperature	-55~150	°C
T_L	Channel Temperature	300	°C

Thermal Characteristics

Symbol	Parameter	Value			Units
		Min	Typ	Max	
R_{QJC}	Thermal Resistance , Junction -to -Case	-	-	2.05	°C/W
R_{QCS}	Thermal Resistance , Case-to-Sink	-	0.5	-	°C/W
R_{QJA}	Thermal Resistance , Junction-to -Ambient	-	-	62.5	°C/W

Electrical Characteristics(Tc=25°C)

Characteristics	Symbol	Test Condition	Min	Type	Max	Unit	
Gate leakage current	I _{GSS}	V _{GS} =±30V,V _{DS} =0V	-	-	±100	nA	
Gate-source breakdown voltage	V _{(BR)GSS}	I _G =±10 μA,V _{DS} =0V	±30	-	-	V	
Drain cut -off current	I _{DSS}	V _{DS} =500V,V _{GS} =0V	-	-	1	μA	
		V _{DS} =400V,T _J =125°C			10	μA	
Drain -source breakdown voltage	V _{(BR)DSS}	I _D =250 μA,V _{GS} =0V	500	-	-	V	
Breakdown voltage Temperature Coefficient	△BV _{DSS} /△T _J	I _D =250μA,Referenced to 25°C	-	0.5	-	V/°C	
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250 μA	3	-	4.5	V	
Drain -source ON resistance	R _{DS(ON)}	V _{GS} =10V,I _D =2.5A	-	1.43	1.6	Ω	
Forward Transconductance	g _f s	V _{DS} =40V,I _D =2.5A	-	5.2	-	S	
Input capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1MHz	-	480	625	pF	
Reverse transfer capacitance	C _{rss}		-	15	20		
Output capacitance	C _{oss}		-	80	105		
Switching time	Rise time	tr	V _{DD} =250V, I _D =5A R _G =25Ω (Note4,5)	-	46	100	ns
	Turn-on time	t _{on}		-	12	35	
	Fall time	t _f		-	48	105	
	Turn-off time	t _{off}		-	50	110	
Total gate charge(gate-source plus gate-drain)	Q _g	V _{DD} =400V, V _{GS} =10V, I _D =5A (Note4,5)	-	18	24	nC	
Gate-source charge	Q _{gs}		-	2.2	-		
Gate-drain("miller") Charge	Q _{gd}		-	9.7	-		

Source-Drain Ratings and Characteristics(Ta=25°C)

Characteristics	Symbol	Test Condition	Min	Type	Max	Unit
Continuous drain reverse current	I _{DR}	-	-	-	5	A
Pulse drain reverse current	I _{DRP}	-	-	-	20	A
Forward voltage(diode)	V _{DSF}	I _{DR} =5A,V _{GS} =0V	-	-	1.4	V
Reverse recovery time	t _{rr}	I _{DR} =5A,V _{GS} =0V, dI _{DR} / dt =100 A / μs	-	263	-	ns
	Q _{rr}		-	1.9	-	μC

Note 1.Repeativity rating :pulse width limited by junction temperature

2.L=21.5mH I_{AS}=5A,V_{DD}=50V,R_G=25Ω,Starting T_J=25°C

3.I_{SD}≤5A,di/dt≤200A/us,V_{DD}<BV_{DSS},STARTING T_J=25°C

4.Pulse Test:Pulse Width≤300us,Duty Cycle≤2%

5. Essentially independent of operating temperature.

This transistor is an electrostatic sensitive device

Please handle with caution






Fig.1 On State Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance Variation vs. Drain Current And Gate Voltage




Fig.4 Body Diode Forward Voltage Variation with Source Current and Temperature




Fig.5 Capacitance Characteristics






Fig.6 Gate Charge Characteristics



**Fig.7 Breakdown Voltage Variation
Vs Temperature**



**Fig.8 On-Resistance Variation
vs.Temperature**





Fig.9 Maximum Safe Operation Area



**Fig.10 Maximum Drain Current
vs Case temperature**




Fig.11 Transient thermal Response Curve




Fig.12 Gate Test circuit & Waveform




Fig.13 Resistive Switching Test Circuit & Waveform




Fig.14 Unclamped Inductive Switching Test Circuit & Waveform




Fig.15 Peak Diode Recovery dv/dt Test Circuit & Waveform

DPAK Package Dimension

