4 Channel 6Gbps SAS/SATA Signal Repeater

# **Device Overview**

The IDT 89HP0604SB (P0604SB) is a 6Gbps SAS/SATA® Repeater device featuring IDT EyeBoost<sup>™</sup> technology that compensates for cable and board trace attenuations and ISI jitter, thereby extending connection reach. The device is optimized for SAS/SATA high speed serial data streams and contains four data channels, each able to process 6Gbps transmission rates. Each channel consists of an input equalizer and amplifier, signal detection with glitch filter, as well as programmable output swing and de-emphasis. Allowing for application specific optimization, the P0604SB, with its configurable receiver and transmitter features, is ideal for SAS/SATA applications using a wide combination of cables and board trace materials.

All modes of active data transfer are designed with minimized power consumption. In full shutdown mode, the part consumes less than 40mW in worst case environmental conditions.

# **Applications**

- Blade servers, rack servers
- SAS/SATA instrumentation
- Storage systems
- Cabled SAS/SATA devices

# Features

- Compensates for cable and PCB trace attenuation and ISI jitter
- Programmable receiver equalization up to 24db
- Programmable transmitter swing and de-emphasis
- Recovers data stream even when the differential signal eye is completely closed due to trace attenuation and ISI jitter
- Full SAS/SATA protocol support
- Configurable via external pins
- Leading edge power minimization in active and shutdown modes
- No external bias resistors or reference clocks required
- Channel mux mode, demux mode, 1 to 2 channels multicast, and Z-switch function mode
- Available in a 36-pin QFN package (4.0 x 7.5mm with 0.5mm pitch)

# **Benefits**

- Extends maximum cable length to over 8 meters and trace length over 48 inches in SAS/SATA applications
- Minimizes BER

# **Typical Application**



Figure 1 IDT Repeaters in Blade Servers

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

# **SAS/SATA** Compliance

The device was designed to provide end users with features needed to comply with SAS/SATA system application requirements:

- SAS/SATA Out-of-Band (OOB) Support
- Jitter, eye opening, and all other AC and DC specifications.

# **Block Diagram**

The P0604SB contains four high speed channels as shown in Figure 2. Each channel can be routed to different outputs. Depending on user configuration via mode selections, input traffic can be muxed or demuxed. Powerdown (PDB) is provided for state and channel control.



Figure 2 Block Diagram

# **Table of Contents**

Device Overview1
Applications1
Features1
Benefits1
Typical Application1
SAS/SATA Compliance
Block Diagram2
Functional Description5
Power-Up6
Power Sequencing
IDT EyeBoost™ Technology6
Eye Diagram Parameters7
Modes of Operation7
Electrical Specifications
Absolute Maximum Ratings11
Recommended Operating Conditions11
Power Consumption12
Package Thermal Considerations12
DC Specifications13
AC Specifications13
Pin Description17
Package Pinout — 36-QFN Signal Pinout 19
Pin Diagram
QFN Package Dimension
Revision History
Ordering Information



# **Functional Description**

The P0604SB has 4 channels, each with the individually programmable features listed below. Figure 3 diagrams the channel and Table 1 summarizes key configuration options.



Figure 3 Channel Block Diagram with Channel Features

- Per-channel programmable features used at the Receive side.
- Input equalization with 3 levels: 2 to 14dB compensation for high frequency signal attenuation due to cables and board traces. Additionally, up to 10dB boost is added automatically by the equalizer for applications using long cables. The total equalization range is between 2dB and 24dB.
- Input high impedance control via channel enable: disabled (active mode) and hi-Z (power-down).
- Per-channel programmable features used at the Transmit side.
- Output de-emphasis with 8 levels: 0 to -6.5dB. The de-emphasis boosts the magnitude of higher frequencies sent by the transmitter to
  compensate for high frequency losses travelling through output side cable or output side board traces. This ensures that the final received
  signal has a wider eye opening.
- Output differential swing with 3 levels: 0.5V to 0.95V (peak-to-peak).
- Loss of signal detection: When the incoming differential peak-peak amplitude falls below 110mV, the device enters loss of signal mode and the corresponding transmitter stops toggling, maintains its common mode voltage level, and meets all loss of signal specifications described in the AC Specifications section of this data sheet.

In addition, the device contains global configuration of the data path:

- Transfer modes: direct connect, cross-connect, multicast.

# Power-Up

After the power supplies reach their minimum required levels, the P0604SB powers up by setting all input and output pins to known states:

- All the device's input configuration pins are set internally to VSS or VDD for 2-level pins and to VDD/2 for 3-level pins.
- High speed differential input and output pins depend on various conditions described below:
- High speed differential input and output pins are in high impedance if any of the following conditions is true:
  - Powerdown is set (PDB pin = 0V) or
  - No receiver termination was detected at TX outputs

In all other cases, high speed differential input and output pins are set to 50 ohms per pin, with 100 ohms differential impedance. Also refer to Table 2, Power Reducing Modes.

The power ramp up time for the P0604SB should be less than 1ms.

### **Power Sequencing**

There are no power sequencing constraints for the P0604SB.

# IDT EyeBoost™ Technology

IDT EyeBoost<sup>™</sup> technology is a method of data stream recovery even when the differential signal eye is completely closed due to cable or trace attenuation and ISI jitter. With IDT EyeBoost<sup>™</sup>, the system designer can both recover the incoming data and retransmit it to target device with a maximized eye width and amplitude. An example of IDT EyeBoost<sup>™</sup> usage in a system application and eye diagram results are shown in Figure 4. In this figure, the (a) diagram shows incoming differential signal (closed eye) after 62 inch FR4 connection from signal source and the (b) diagram shows differential signal at the output of repeater maximized eye opening with IDT EyeBoost<sup>™</sup>.



Figure 4 Eye Diagram

# **Eye Diagram Parameters**

Feature	Feature Type	Parameter Names for Programming via Pins
Input equalization	Main eye optimization	A0RXEQ, A1RXEQ, B0RXEQ, B1RXEQ Range: 0dB to 14dB (plus additional auto- boost up to 10dB for long connections)
Output differential signal swing (peak-to-peak) and output de-emphasis	Main eye optimization	A0TXSW, A1TXSW, B0TXSW, B1TXSW Range: 0.5V to 0.95V for swing Range: 0 to -6.5dB for de-emphasis

Table 1 Quick Reference: Parameters Used for Eye Optimization

### **Modes of Operation**

The device supports several data transfer modes, loss of signal mode, and one power reducing mode.

### Loss of Signal Mode

When the input signal is lost, the transmitter stops toggling and maintains its common-mode voltage level. The device detects loss-of-signal (LOS) when the envelope of the incoming signal on a given channel has fallen below a programmable threshold level.

### **Power Reducing Modes**

The Repeater supports five power-down states and one active state as shown in Table 2. The user can choose between full chip power-down or channel based power-down. Power reducing modes are selected via PDB and channel enable pins (A0EN, A1EN, etc.).

Power Reducing Mode	Required Signal Values	State Description
	PDB	
Full IC power- down	0	All channels are powered-down Rx termination is set to Hi-Z Tx termination is set to $1k\Omega$ Tx common-mode is at VDD
Channel enabled and active. No power-down	1	Tx output is active Receiver terminations set to $50\Omega$ Transmitter terminations set to $50\Omega$

Table 2	Power	Reducing	Modes
---------	-------	----------	-------

### **Channel Muxing**

The P0604SB repeater permits a variety of muxing, demuxing, and switching configurations, and it can mux/de-mux 1 or 2 bi-directional SAS/ SATA lanes (4 SAS/SATA channels) into 2 target devices. These configurations require the selection of specific pins for input and output ports. In the following sections, each configuration is described in terms of pin connectivity to external upstream and downstream devices. The configurations shown are those often used in system designs:

- Uni-directional 2:1 Mux (1 or 2 instances)
- Uni-directional 1:2 De-Mux (1 or 2 instances)
- Bi-directional 2:1 Mux/De-Mux
- Bi-directional Z-function (also called Partial Cross Function)

The P0604SB supports channel muxing in both upstream and downstream channel directions via the CHSEL pin, as shown below. Figure 5 shows the channel/reference muxing modes and Table 3 shows how CHSEL (Channel transfer selection) pin allows for various modes of data transfers: Multicast mode, Direct-connect, and Cross-connect. Both Direct-connect, and Cross-connect modes are used to build uni-directional and bi-directional 2:1 mux and Z-switch functions.



Figure 5 Diagram of Channel/Reference Muxing Modes

Input Pins					Outpu	t Pins		
CHSEL	AORX[P,M]	A1RX[P,M]	BORX[P,M]	B1RX[P,M]	A0TX[P,M]	A1TX[P,M]	BOTX[P,M]	B1TX[P,M]
CHSEL=VSS (Multicast Mode)	A0 DATA	Х	B0 DATA	Х	A0 DATA	A0 DATA	B0 DATA	B0 DATA
CHSEL=Open (Direct-Connect Mode)	A0 DATA	A1 DATA	B0 DATA	B1 DATA	A0 DATA	A1 DATA	B0 DATA	B1 DATA
CHSEL=VDD (Cross-Connect Mode)	A0 DATA	Х	B0 DATA	Х	Squelched	A0 DATA	Squelched	B0 DATA

Table 3 Description of Channel Muxing/De-Muxing Functionality

### Uni-directional 2:1 Mux or Two Instances of Unidirectional 2:1 Mux

This function can be achieved by using the CHSEL pin as a mux control signal. CHSEL should be set to either VDD or OPEN. The ports should be configured as shown in Figure 6.



Figure 6 Implementation of Unidirectional 2:1 Mux

As an alternative, different chip channels can also be selected as shown in Figure 7. This solution can be combined with the previous one to obtain two instances of Uni-directional 2:1 Mux.



Figure 7 Implementation of Second Instance of Unidirectional 2:1 Mux

#### Uni-directional 1:2 De-Mux or Two Instances of Unidirectional 1:2 De-Mux

This function can be achieved by using CHSEL pin as a de-mux control signal. CHSEL should be set to either VDD or OPEN. The ports should be configured as shown in Figure 8.



Figure 8 Implementation of Unidirectional 1:2 De-Mux

As an alternative, different chip channels can also be selected as shown in Figure 9. This solution can be combined with the previous one to obtain two instances of Uni-directional 1:2 De-Mux.



Figure 9 Implementation of Second Instance of Unidirectional 1:2 De-Mux

# **Bi-directional 2:1 Mux/De-Mux**

The bi-directional Mux and De-Mux function can also be achieved by using the CHSEL pin as a mux control signal. CHSEL should be set to either VDD or OPEN. The ports should be configured as shown in Figure 10.



Figure 10 Implementation of Bi--directional 2:1 Mux/De-Mux

# **Bi-directional Z-function (also called Partial Cross Function)**

This function can also be achieved by using the CHSEL pin as a flow control signal. CHSEL should be set to either VDD or OPEN. The ports should be configured as shown in Figure 11.



Figure 11 Implementation of Z-function

# **Electrical Specifications**

### **Absolute Maximum Ratings**

Note: All voltage values, except differential voltages, are measured with respect to ground pins.

Parameter	Value	Unit
Supply voltage range VDD	–0.5 to 1.35	V
Voltage range Differential I/O	-0.5 to VDD +0.5	V
Control I/O	-0.5 to VDD + 0.5	V
ESD requirements: Electrostatic discharge Human body model	±2000	V
ESD requirements: Charged-Device Model (CDM)	±500	V
ESD requirements: Machine model	±125	V
Storage ambient temperature	-55 to 150	°C

#### Table 4 Absolute Maximum Ratings

Warning: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **Recommended Operating Conditions**

Parameter	Notes	Min	Typical	Max	Unit		
Power Supply Pin Requirements							
VDD	1.2V DC analog supply voltage (specified at bump pins)	1.14	1.2	1.26	V		
Temperature Requ	Temperature Requirements						
ТА	Ambient operating temperature - Commercial	0	—	70	°C		
	Ambient operating temperature - Industrial	-40	—	85	°C		
TJUNCTION	Junction operating temperature	0	—	125	°C		

Table 5 P0604SB Operating Conditions

# **Power Consumption**

Table 6 below lists power consumption values under typical and maximum operating conditions.

Parameter	Notes	Min	Typical	Max	Unit
Active Mode					
I <sub>VDD</sub>	Current into VDD supply	—	330	500	mA
P <sub>D</sub>	Full chip power <sup>1</sup>		400	600	mW
P <sub>D-ch</sub>	Power per channel <sup>1</sup>		100	150	mW
Standby Mode	Full chip standby	]	30	40	mW

Table 6 Power Consumption

<sup>1.</sup> Maximum power under all conditions. Power is reduced by selecting smaller de-emphasis settings (closer or equal to 0dB).

# Package Thermal Considerations

The data in Table 7 below contains information that is relevant to the thermal performance of the 36-pin QFN package.

Symbol	Parameter	Value	Conditions	Units
		49.8	Zero air flow	°C/W
$\theta_{JA(effective)}$	Effective Thermal Resistance, Junction-to-Ambient	44.8	1 m/S air flow	°C/W
		42.2	2 m/S air flow	°C/W
θյβ	Thermal Resistance, Junction-to-Board	39.3	NA	°C/W
θ <sub>JC</sub>	Thermal Resistance, Junction-to-Case	34.5	NA	°C/W

#### Table 7 Thermal Specifications for 36-QFN Package

**Note:** It is important for the reliability of this device in any user environment that the junction temperature not exceed the  $T_{J(max)}$  value specified in Table 7. Consequently, the effective junction to ambient thermal resistance ( $\theta_{JA}$ ) for the worst case scenario must be maintained below the value determined by the formula:

### $\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$

Given that the values of  $T_{J(max)}$ ,  $T_{A(max)}$ , and P are known, the value of desired  $\theta_{JA}$  becomes a known entity to the system designer. How to achieve the desired  $\theta_{JA}$  is left up to the board or system designer, but in general, it can be achieved by adding the effects of  $\theta_{JC}$  (value provided in Table 7), thermal resistance of the chosen adhesive ( $\theta_{CS}$ ), that of the heat sink ( $\theta_{SA}$ ), amount of airflow, and properties of the circuit board (number of layers and size of the board).

### **DC Specifications**

Parameter	Description	Min	Тур	Мах	Unit
V <sub>IL</sub>	Digital Input Signal Voltage Low Level <sup>1</sup>	-0.3	_	0.25*VDD-0.1	V
V <sub>IM</sub>	Digital Input Signal Voltage Mid Level <sup>2</sup>	0.25*VDD+ 0.1		0.75*VDD-0.1	V
V <sub>IH</sub>	Digital Input Signal Voltage High Level <sup>1</sup>	0.75*VDD+ 0.1		VDD+ 0.3	V
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger Input	0.1		—	V
IIL	Input Current <sup>3</sup>	—		100	μA
I <sub>IH</sub>	Input Current <sup>4</sup>	-		100	μA
I <sub>IL1</sub>	Input Current <sup>2</sup>	—		180	μA
I <sub>IH1</sub>	Input Current <sup>2</sup>	—		180	μA
R <sub>WEAK_PD_2L</sub>	Internal weak pull-down resistor at 2-level input pads <sup>4</sup>	11		_	K ohm
R <sub>WEAK_PU_2L</sub>	Internal weak pull-up resistor at 2-level input pads <sup>3</sup>	11		—	K ohm
R <sub>WEAK_PD_3L</sub>	Internal weak pull-down resistor at all 3-level input pads	6.3		—	K ohm
R <sub>WEAK_PU_3L</sub>	Internal weak pull-up resistor at all 3-level input pads	6.3		_	K ohm

#### Table 8 DC Specification

<sup>1.</sup> Applies to all input pins.

<sup>2.</sup> Applies to all 3-level input pins.

<sup>3.</sup> Applies only to 2-level input pins with default values set to VDD in the Pin Description table (Table 12).

<sup>4.</sup> Applies only to 2-level input pins with default values set to VSS in the Pin Description table (Table 12).

# **AC Specifications**

### Latency Specification

Parameter	Description	Min	Typical	Мах	Unit
T <sub>PD</sub>	Input to output signal propagation device	_	300		ps
T <sub>SIGDET-ATTACK</sub>	Signal Detect Valid Signal Attack Time (Turn-on time)			15	ns
T <sub>SIGDET-DECAY</sub>	Signal Detect Valid Signal Decay Time (Turn-off time)	_	_	15	ns
T <sub>SIGDET-ATT-DECAY-MIS</sub>	Signal Detect Attack / Decay Time Mismatch			5	ns

Table 9 P0604SB Latency Specification

### **Receiver Specifications**

Parameter	Description	Min	Typical	Мах	Unit
Receiver Input Jitter	Specification				
T <sub>RX-DJ</sub>	Receive input, Data Dependant Jitter (Inter-Symbol- Interference)	_	_	>1	UI
T <sub>RX-TJ</sub>	Receive input, Total Jitter	—	—	>1	UI
T <sub>RX-EYE</sub>	Receiver eye time opening (can recover from closed eye due to trace/cable jitter)	0	—	—	UI

Table 10 P0604SB Receiver Electrical Specifications (Part 1 of 2)

Parameter	Description Min Typical Max							
Receiver Input Eye	Specification							
V <sub>DIFF-RX</sub>	Receiver Differential Peak-Peak Voltage <sup>1</sup> 0 – 2000							
t <sub>skew-RX</sub>	RX Differential Skew – – 30							
V <sub>CM-AC-RX</sub>	Receiver AC Common Mode Voltage 100							
V <sub>thresh</sub>	OOB Signal Detection Threshold	50	110	160	mVppd			
Receiver Return Los	SS							
RL <sub>DD11,RX</sub>	RX Differential Mode Return Loss							
	0 MHz - 150 MHz	18	_	—	dB			
	150 MHz - 300 MHz	18	—	_				
	300 MHz - 600 MHz	14	—	_				
	600 MHz - 1.2 GHz	10	—	_				
	1.2 GHz - 2.4 GHz	8	—	_				
	2.4 GHz - 3.0 GHz	3	—	_				
	3.0 GHz - 5.0 GHz	1	—	_				
RL <sub>RXslope</sub>	Slope of RX Differential Mode Return Loss (From 300MHz)	_	dB/dec					
RL <sub>RX-freq-max</sub>	RX Differential Mode Return Loss Max Frequency	-	6	_	GHz			
RL <sub>CC11,RX</sub>	RX Common Mode Return Loss							
	0 MHz - 300 MHz	5	_	—	dB			
	300 MHz - 600 MHz	5	—	_				
	600 MHz - 1.2 GHz	2	—	_				
	1.2 GHz - 2.4 GHz	1	—	_				
	2.4 GHz - 3.0 GHz	1	—	_				
	3.0 GHz - 5.0 GHz	_	—	_				
Receiver DC Impeda	ance	•						
Z <sub>DIFF-RX</sub>	Differential impedance , RX pair	115	Ohm					
Z <sub>CM-RX</sub>	Common-Mode Receive Impedance	20	—	40	Ohm			

Table 10 P0604SB Receiver Electrical Specifications (Part 2 of 2)

<sup>1.</sup> The minimum value of 0 mV represents the case when Eye is completely closed.

# **Transmitter Specifications**

Parameter	Description	Min	Typical	Мах	Unit
Output Eye and Con	nmon Voltage Specification				
V <sub>TX-DIFF-PP</sub>	Differential Transmitter swing [A:B]xTXSW=1 [A:B]xTXSW=open	800 700	950 800	1100 950	mV
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Transmitter swing [A:B]xTXSW=0	400	500	650	mV

Table 11 P0604SB Transmitter Electrical Requirements (Part 1 of 2)

Parameter	Description	Min	Typical	Max	Unit
V <sub>TX-DE-RATIO</sub>	Tx de-emphasis level ratio	-6.5		0	dB
V <sub>TX-DE-RATIO-3.5dB</sub>	Tx de-emphasis level ratio [A:B]xTXSW=open	-4.0	_	-3.0	dB
V <sub>TX-DE-RATIO-6dB</sub>	Tx de-emphasis level [A:B]xTXSW=1	-6.5	_	-5.5	dB
T <sub>RES-DJ-6.25GBPS-1</sub>	Residual Deterministic Jitter at output pins (1 inch FR4 trace before receiver input pins, 6.25Gbps) <sup>1</sup>	_	_	<0.1	UI
T <sub>RES-DJ-6.25GBPS-2</sub>	Residual Deterministic Jitter at output pins (40 inch FR4 trace before receiver input pins, 6.25Gbps) <sup>1</sup>	_	0.18	0.25	UI
T <sub>20-80TX</sub>	TX Rise/Fall Time (20-80%)	33	_	90	ps
T <sub>skewTX</sub>	TX Differential Skew		_	20	ps
R/F <sub>bal</sub>	TX Rise/Fall Imbalance		_	20	%
AMP <sub>bal</sub>	TX Amplitude Balance		_	10	%
V <sub>CM,AC-TX-PP</sub>	Tx AC Common Mode Voltage (Peak to peak)		_	50	mVp-p
V <sub>TX-CM-RMS-AC</sub>	RMS AC Common Mode Voltage Variation		_	20	mV
C <sub>TX</sub>	AC Coupling Capacitor	12	_	200	nF
Transmitter DC Imp	edance		1		
Z <sub>TX-DIFF-DC</sub>	Transmitter Output Differential DC Impedance	85	100	115	Ohm
I <sub>TX-SHORT</sub>	Transmitter short-circuit current limit	_	_	90	mA
Transmitter Return	Loss				•
RL <sub>DD11,TX</sub>	DC TX Differential Mode Return Loss	14	_	_	dB
	DC TX Differential Mode Return Loss (F <sub>BAUD/2</sub> )	6	_	_	
RL <sub>TXslope</sub>	Slope of TX Differential Mode Return Loss (From 300MHz)	_	-13	_	dB/dec
RL <sub>CC11,TX</sub>	TX Common Mode Return Loss (measured at 3.0 Gbps)				
	0 MHz - 300 MHz	8	_	_	dB
	300 MHz - 600 MHz	5	_	_	
	600 MHz - 1.2 GHz	2	_	_	
	1.2 GHz - 2.4 GHz	1	_	_	
	2.4 GHz - 3.0 GHz	1	_	_	
	3.0 GHz - 5.0 GHz	1	-	—	
Lane Skew	1		1		1
L <sub>TX-SKEW</sub>	Lane-to-Lane Output Skew	—	5	10	ps

Table 11 P0604SB Transmitter Electrical Requirements (Part 2 of 2)

<sup>1.</sup> Refer to Figure 12.



Figure 12 Residual Jitter Characterization Test Setup

# **Pin Description**

Note: Unused pins can be left floating.

Pin Name	Pin #	Description	Input/ Output/ Power 2 or 3 Level
Power			
VDD	5, 8, 11, 21, 24, 27	1.2V (typ) Power supply for Repeater high speed channels and internal logic. Each VDD pin should be connected to the VDD plane through a low inductance path, with a via located as close as possible to the landing pad of VDD pins. It is recommended to have a 0.01 $\mu F$ or 0.1 $\mu F$ , X7R, size-0402 bypass capacitor from each VDD pin to ground plane.	Power
VSS	Center Pad	VSS reference. VSS should be connected to the ground plane through a low inductance path, with a via located as close as possible to the landing pad.	Power
Data Signals	·		
AORXN AORXP	4 3	Channel A0 Receive Data Ports	Input
AOTXN AOTXP	28 29	Channel A0 Transmit Data Ports	Output
BORXN BORXP	25 26	Channel B0 Receive Data Ports	Input
BOTXN BOTXP	7 6	Channel B0 Transmit Data Ports	Output
A1RXN A1RXP	10 9	Channel A1 Receive Data Ports	Input
A1TXN A1TXP	22 23	Channel A1 Transmit Data Ports	Output
B1RXN B1RXP	19 20	Channel B1 Receive Data Ports	Input
B1TXN B1TXP	13 12	Channel B1 Transmit Data Ports	Output
Channel Control and S	Status		
A0RXEQ (Channel A0) B0RXEQ (Channel B0) A1RXEQ (Channel A1) B1RXEQ (Channel B1)	15 17 36 33	Receiver Equalization at F=3GHz (6Gbps).Programming of channel A0 via pins is shown below. To program other channels, use pins for those channels.AORXEQSettingVSS2dB (3GHz)Open6dB (3GHz) (Default)VDD14dB (3GHz)	Input - 3 level

Table 12 Pin Description (Part 1 of 2)

Pin Name	Pin #	Description	Input/ Output/ Power 2 or 3 Level
A0TXSW (Channel A0) B0TXSW (Channel B0) A1TXSW (Channel A1) B1TXSW (Channel B1)	1 32 14 18	Transmitter Voltage Swing (pk-pk).Programming of channel A0 via pins is shown below. To program other channels, use pins for those channels. <u>A0TXSW</u> Swing <u>De-Emphasis</u> VSS0.5Vdiff-pkpkOpen0.8Vdiff-pkpk (Default)-3.5dBVDD0.95Vdiff-pkpk	Input - 3 level
Other Control Signals			
PDB	35	Power-down Enable.         PDB       Setting         VSS       Powerdown IC. RX terminations are in Hi-Z, TX is disabled         VDD       Normal operation (internal 11K ohm minimum pull-up applied)	Input - 2 level
CHSEL	30	Channel Transfer Mode. <u>CHSEL</u> Setting         VSS       Multi-cast mode         Open       Direct-connect mode (default)         VDD       Cross-connect mode	Input - 3 level
RSVD	2,16,31,34	Reserved. Do not connect.	

Table 12 Pin Description (Part 2 of 2)

# Package Pinout — 36-QFN Signal Pinout

Table 13 lists the pin numbers and signal names for the P0604SB device.

Function	Pin	Function	Pin	Function	Pin
AORXEQ	15	A1TXP	23	B1RXP	20
AORXN	4	A1TXSW	14	B1TXN	13
AORXP	3	BORXEQ	17	B1TXP	12
AOTXN	28	BORXN	25	B1TXSW	18
AOTXP	29	BORXP	26	CHSEL	30
A0TXSW	1	BOTXN	7	PDB	35
A1RXEQ	36	BOTXP	6	RSVD	2,16,31,34
A1RXN	10	BOTXSW	32	VDD	5,8,11,21,24,27
A1RXP	9	B1RXEQ	33		
A1TXN	22	B1RXN	19	]	

Table 13 Alphabetical Pin List

# **Pin Diagram**

The following figure lists the pin numbers and the signal names for the 36-QFN package.



Figure 13 Pin Diagram — Top View

# **QFN Package Dimension**



# **Revision History**

November 2, 2010: Initial publication of final datasheet.

February 8, 2011: Removed black packaging options from Order page.

# **Ordering Information**

NN	А	А	NN	NN	AA	AA	AAA	А	Ν		Legend A = Alpha Character
Product Family	Operating Voltage	Product Detail	Speed	Chnls	Protocol	Device Revision	Pkg	Temp Range	Tape & Reel		N = Numeric Character
										8 Blank I	Tape & Reel Commercial Temperature (0°C to +70°C Ambient) Industrial Temperature (-40° C to +85° C Ambient)
										NRG	NRG36 36-pin QFN, Green
										ZB	ZB revision
										SB	SAS/SATA Interface, "B" version
									———————————————————————————————————————	04	4 Channels
									———————————————————————————————————————	06	6Gbps
										Р	rePeater
									———————————————————————————————————————	Н	1.2V +/- 5%
									—	89	Signal Integrity Product

#### **Valid Combinations**

89HP0604SBZBNRG836-pin Green QFN package, Commercial Temperature89HP0604SBZBNRGI836-pin Green QFN package, Industrial Temperature



*CORPORATE HEADQUARTERS* 6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: email: <u>siphelp@idt.com</u> phone: 408-284-8208

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without negresentation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2011. All rights reserved.