

**CMOS 8-bit Single Chip Microcomputer****Description**

The CXP832P40A is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, 32kHz timer/counter, capture timer counter, LCD controller/driver, remote control reception circuit and 14-bit PWM output besides the basic configurations of 8-bit CPU, PROM, RAM, and I/O port.


Also the CXP832P40A provides sleep/stop function which enables to lower power consumption.

The CXP832P40A is the PROM-incorporated version of the CXP83240A with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.


**Features**

- Wide-range instruction system (213 instructions) to cover various types of data.
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle      400ns at 10MHz operation  
                                      8μs at 500kHz operation  
                                      122μs at 32kHz operation
- Incorporated PROM capacity    40K bytes
- Incorporated RAM capacity     1120 bytes (includes LCD display data area)
- Peripheral functions
  - A/D converter                    8-bit, 8-channel, successive approximation method  
(Conversion time of 32μs/10MHz)
  - Serial interface                8-bit, 8-stage FIFO incorporated  
(Auto transfer for 1 to 8 bytes), 1 channel
  - Timer                            8-bit clock synchronized type, 1 channel  
                                      8-bit timer, 8-bit timer/counter, 19-bit time base timer,  
                                      16-bit capture timer/counter, 32kHz timer/counter
  - LCD controller/driver        Maximum 160 segment display possible (during 1/4 duty)  
                                      4 common output, 40 segment output  
                                      Display method static, 1/2, 1/3, 1/4 duty  
                                      Bias method 1/2, 1/3 bias
  - Remote control reception circuit    8-bit pulse measurement counter with on-chip, 6-stage FIFO
  - PWM output circuit            14 bits, 1 channel
- Interruption                        15 factors, 15 vectors, multi-interruption possible
- Standby mode                      SLEEP/STOP
- Package                            100-pin plastic QFP/LQFP

100 pin QFP (Plastic)





100 pin LQFP (Plastic)

**Structure**

Silicon gate CMOS IC


## Block Diagram



**Pin Assignment (Top View) (QFP package)**

**Note)**

1. Vpp (Pin 90) is always connected to VDD.
2. Vss (Pin 41 and 91) are both connected to GND.

**Pin Assignment (Top View) (LQFP package)**

**Note)** 1. V<sub>pp</sub> (Pin 88) is always connected to V<sub>DD</sub>.  
 2. V<sub>ss</sub> (Pin 39 and 89) are both connected to GND.




**Pin Description**

Symbol	I/O	Functions			
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)		
PB0/CINT	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	External capture input to 16-bit timer/counter.		
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).		
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).		
PB3/SI0	I/O/Input		Serial data input (CH0).		
PB4/SO0	I/O/Output		Serial data output (CH0).		
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).		
PB6/SI1	I/O/input		Serial data input (CH1).		
PB7/SO1	I/O/Output		Serial data output (CH1).		
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a single bit unit. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)			
PE0/INT0/ EC0	Input/Input/Input	(Port E) 7-bit port. lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins)	External event inputs for timer/counter. (2 pins)		
PE1/INT1/ EC1	Input/Input/Input				
PE2/INT2	Input/Input		External interruption request inputs. (4 pins)		
PE3/INT3/ NMI	Input/Input/Input		Non-maskable interruption request input.		
PE4/RMC	Input/Input		Remote control reception circuit input.		
PE5/PWM	Output/Output		14-bit PWM output.		
PE6/TO/ ADJ	Output/Output/ Output		Rectangular wave output for 16-bit timer/counter (duty output 50%).	Output for 32kHz oscillation frequency division.	
PH0 to PH7	I/O	(Port H) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)			

Symbol	I/O	Functions
PD0/SEG16 to PD7/SEG23	Output/Output	(Port D) 8-bit output port. (8 pins)
PF0/SEG24 to PF7/SEG31	Output/Output	(Port F) 8-bit output port. (8 pins)
PG0/SEG32 to PG7/SEG39	Output/Output	(port G) 8-bit output port. (8 pins)
SEG0 to SEG15	Output	LCD segment signal output.
COM0 to COM3	Output	LCD common signal output.
VLC1 to VLC3		LCD bias power supply.
VL	Output	Control pin to cut off the current flowing to external LCD bias resistor during standby.
EXTAL1	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL1; opposite phase clock should be input to XTAL1. System clock oscillation of EXTAL1 and XTAL1 is used for normal operation mode (Max. 10MHz).
XTAL1		
EXTAL2	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL2; opposite phase clock should be input to XTAL2. System clock oscillation of EXTAL2 and XTAL2 is used for sub clock mode (Typ. 500kHz).
XTAL2		
TEX	Input	Crystal connectors for 32kHz timer/counter clock generation circuit. Connect a 32.768kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open.
TX	Output	
RST	Input	Low-level active system reset.
Vpp		Positive power supply for built-in PROM writing. Under normal operating conditions, connect to VDD.
AVREF	Input	Reference voltage input for A/D converter.
AVss		A/D converter GND.
VDD		Positive power supply.
Vss		GND. Two Vss are connected to GND.

## I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistor "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CINT CS0 SI0 SI1</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK in</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 PB7/SO1  2 pins	 <p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>SO Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PC0 to PC7  8 pins	 <p>Port C</p> <p>Pull-up resistor "0" when reset</p> <p>Port C data</p> <p>Port C direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>*1 Large current drive of 12mA possible *2 Pull-up transistors approx. 100kΩ</p>	Hi-Z
PE0/INT0/EC0 PE1/INT1/EC1 PE2/INT2 PE3/INT3/NMI PE4/RMC  5 pins	 <p>Port E</p> <p>Schmitt input</p> <p>IP</p> <p>INT0/EC0 INT1/EC1 INT2 INT3/NMI RMC</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE5/PWM 1 pin	<p>Port E</p> <p>Port E output selection "0" when reset</p> <p>Reset E data "1" when reset</p> <p>PWM</p> <p>Data bus</p> <p>RD (Port E)</p>	High level
PE6/TO/ADJ 1 pin	<p>Port E</p> <p>Port E data "1" when reset</p> <p>TO</p> <p>*2 ADJ16K ADJ2K</p> <p>Port E output selection "00" when reset</p> <p>Port E output selection "00" when reset</p> <p>TO Output enable</p> <p>Internal reset signal</p> <p>*1 Pull-up transistors approx. 150kΩ.</p> <p>*2 ADJ signals are frequency divider outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p>	High level (High level with 150kΩ resistor when reset)
PH0 to PH7 8 pins	<p>Port H</p> <p>Pull-up resistor "0" when reset</p> <p>Port H data</p> <p>Port H direction "0" when reset</p> <p>Data bus</p> <p>RD (Port H)</p> <p>IP</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PD0 to PD7 PF0 to PF7 PG0 to PG7  24 pins	<p>Port D Port F Port G</p> <p>PD7 to PD4 by a single bit unit PD3 to PD0 by 4-bit unit PF7 to PF0 PG7 to PG0 by 8-bit unit</p> <p>"0" when reset</p>	Segment output (VDD level)
SEG0 to SEG15  16 pins	<p>Segment</p>	VDD level
COM0 to COM3  4 pins	<p>Common</p>	VDD level
VL  1 pin	<p>LCD control (DSP bit)</p> <p>"0" when reset</p>	Hi-Z

Pin	Circuit format	When reset
EXTAL1 XTAL1 2 pins	<ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop. XTAL1 becomes "High" level.</li> </ul>	Oscillation
EXTAL2 XTAL2 2 pins	<ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop. XTAL2 becomes "High" level.</li> </ul>	EXTAL2 Hi-Z XTAL2 High level
TEX TX 2 pins	<ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed and TEX and TX become "Low" level and "High" level respectively.</li> </ul>	Oscillation
$\overline{\text{RST}}$ 1 pin	<p>Pull-up resistor Mask option OP IP Schmitt input</p>	Low level

**Absolute Maximum Ratings**(V<sub>ss</sub> = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	V <sub>pp</sub>	-0.3 to +13.0	V	Incorporated PROM
	V <sub>ss</sub>	-0.3 to +0.3	V	
LCD bias voltage	V <sub>LC1</sub> , V <sub>LC2</sub> , V <sub>LC3</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
High level output current	I <sub>OH</sub>	-5	mA	Output per pin
High level total output current	$\sum I_{OH}$	-50	mA	Total for all output pins
Low level output current	I <sub>OL</sub>	15	mA	Value per pin, excluding large current outputs
	I <sub>OLC</sub>	20	mA	Value per pin <sup>*2</sup> for large current outputs
Low level total output current	$\sum I_{OL}$	100	mA	Total for all output pins
Operating temperature	T <sub>opr</sub>	-10 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP package
		380		LQFP package

<sup>\*1</sup> V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.<sup>\*2</sup> The large current drive transistor is the N-ch transistor of Port C (PC)

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	High-speed mode guaranteed operation range <sup>*1</sup>
		3.5	5.5		Low-speed mode guaranteed operation range <sup>*1</sup>
		3.0	5.5		Guaranteed operation range during EXTAL2 clock (sub clock mode)
		2.7	5.5		Guaranteed operation range with TEX clock
		2.5	5.5		Guaranteed data hold range during STOP
	V <sub>pp</sub>	V <sub>pp</sub> = V <sub>DD</sub>		V	*6
LCD bias voltage	V <sub>LC1</sub>	V <sub>ss</sub>	V <sub>DD</sub>	V	LCD power supply range <sup>*5</sup>
	V <sub>LC2</sub>				
	V <sub>LC3</sub>				
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	Hysteresis input <sup>*3</sup>
	V <sub>IHEX</sub>	V <sub>DD</sub> – 0.4	V <sub>DD</sub> + 0.3	V	EXTAL <sup>*4</sup>
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	Hysteresis input <sup>*3</sup>
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL <sup>*4</sup>
Operating temperature	To <sub>pr</sub>	-10	+75	°C	

\*1 During EXTAL1 clock (main clock mode), high-speed mode is 1/2 frequency division clock selection; low-speed mode is 1/16 frequency division clock selection.

\*2 Value for each pin of normal input ports (PA, PB4, PB7, PC and PH).

\*3 Value of the following pins; RST, CINT CS0, SI0, SI1, SCK0, SCK1, EC0/INT0, EC1/INT1, INT2, NMI/INT3, and RMC.

\*4 Specifies only during external clock input.

\*5 Optimal values are determined by LCD used.

\*6 V<sub>pp</sub> and V<sub>DD</sub> should be set to same voltage.

**Electrical Characteristics****DC Characteristics**

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA, PB, PC, PD*1, PE5, PE6 PF to PG*1 VL (VOL only)	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	VOL (VOL only)	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
		PC	VDD = 4.5V, IOL = 12.0mA			1.5	V
Input current	I <sub>IHE1</sub>	EXTAL1	VDD = 5.5V, VIH = 5.5V	0.5		40	µA
	I <sub>IIE1</sub>		VDD = 5.5V, Vil = 0.4V	-0.5		-40	µA
	I <sub>IHE2</sub>	EXTAL2	VDD = 5.5V, VIH = 5.5V	0.3		30	µA
	I <sub>IIE2</sub>		VDD = 5.5V, Vil = 0.4V	-0.3		-30	µA
	I <sub>IHT</sub>	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	µA
	I <sub>ILT</sub>		VDD = 5.5V, Vil = 0.4V	-0.1		-10	µA
	I <sub>ILR</sub>	RST*2	VDD = 5.5V, Vil = 0.4V	-1.5		-400	µA
	I <sub>IIH</sub>	PA to PC*3, PH*3 PE0 to PE4, RST*2	VDD = 4.5V, VIH = 4.0V	-3.33			µA
	I <sub>IIL</sub>		VDD = 5.5V, Vil = 0.4V			-50	µA
I/O leakage current	I <sub>Iz</sub>		VDD = 5.5V, VI = 0, 5.5V			±10	µA
Common output impedance	R <sub>COM</sub>	COM0 to COM3	VDD = 5V, VLC1 = 3.75V, VLC2 = 2.5V, VLC3 = 1.25V		3	5	kΩ
Segment output impedance	R <sub>SEG</sub>	SEG0 to SEG15 SEG16 to SEG39*1			5	15	kΩ
Supply current*4	I <sub>DD1</sub>	VDD	High-speed mode operation (1/2 frequency division clock)		20	45	mA
	I <sub>DD2</sub>		VDD = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)				
	I <sub>DD3</sub>		VDD = 3.5V, 500kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 22pF)		2.0	3.8	mA
	I <sub>DD3</sub>		VDD = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		0.6	1.3	mA
	I <sub>DDDS1</sub>		SLEEP mode		1.5	8	mA
	I <sub>DDDS2</sub>		VDD = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)				
	I <sub>DDDS3</sub>		VDD = 3.5V, 500kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 22pF)				
	I <sub>DDSS</sub>		VDD = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		0.5	1.0	mA
			STOP mode VDD = 5.5V, 10MHz, 500kHz crystal oscillation and termination of 32kHz oscillation		9	30	µA
						30	µA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Input capacity	C <sub>IN</sub>	Pins other than PB7, PE5, PE6 V <sub>LC1</sub> to V <sub>LC3</sub> COM0 to COM3 SEG0 to SEG15 PD0/SEG16 to PD7/SEG23 PF0/SEG24 to PF7/SEG31 PG0/SEG32 to PG7/SEG39 AV <sub>REF</sub> , AV <sub>ss</sub> , V <sub>DD</sub> , V <sub>SS</sub>	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

\*1 Common pins of PD0/SEG16 to PD7/SEG23, PF0/SEG24 to PF7/SEG31, PG0/SEG32 to PG7/SEG39, PD, PF and PG are the case when the common pin is selected as port; SEG16 to SEG39 are when the common pin is selected as segment output.

\*2 RST specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

\*3 PA to PC, and PH specify the input current when a pull-up resistor has been selected; leakage current when no resistor has been selected. (PE0 to PE4 specify the leakage current.)

\*4 When all output pins are left open.



**AC Characteristics****(1) Clock timing**


(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL1 EXTAL1	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL1	Fig. 1, Fig. 2 external clock drive	37.5			ns
System clock input rise and fall time	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL1	Fig. 1, Fig. 2 external clock drive			200	ns
System clock frequency	fc	XTAL2 EXTAL2	V <sub>DD</sub> = 3.0 to 5.5V Fig. 1, Fig. 2	0.3	0.5	0.7	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL2	V <sub>DD</sub> = 3.0 to 5.5V Fig. 1, Fig. 2 external clock drive	450			ns
System clock input rise and fall time	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL2	V <sub>DD</sub> = 3.0 to 5.5V Fig. 1, Fig. 2 external clock drive			200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	EC0 EC1	Fig. 3	t <sub>sys</sub> + 50*			ns
Event count input clock rise and fall time	t <sub>ER</sub> , t <sub>EF</sub>	EC0 EC1	Fig. 3			20	ms
System clock frequency	fc	TEX TX	V <sub>DD</sub> = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	t <sub>TL</sub> , t <sub>TH</sub>	TEX	Fig. 3	10			μs
Event count input clock rise and fall time	t <sub>TR</sub> , t <sub>TF</sub>	TEX	Fig. 3			20	ms

\* t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t<sub>sys</sub> [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11").

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions**

**Fig. 3. Event count clock timing****(2) Serial transfer (CH0)**


(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
<u>CS0</u> ↓ → <u>SCK0</u> delay time	tDCSK	<u>SCK0</u>	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
<u>CS0</u> ↑ → <u>SCK0</u> float delay time	tDCSKF	<u>SCK0</u>	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
<u>CS0</u> ↓ → SO0 delay time	tDCSO	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
<u>CS0</u> ↑ → SO0 float delay time	tDCSOF	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
<u>CS0</u> high level width	tWHCS	<u>CS0</u>	Chip select transfer mode	t <sub>sys</sub> + 200		ns
<u>SCK0</u> cycle time	t <sub>KCY</sub>	<u>SCK0</u>	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
<u>SCK0</u> high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	<u>SCK0</u>	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input setup time (for <u>SCK0</u> ↑)	t <sub>SIK</sub>	SI0	<u>SCK0</u> input mode	100		ns
			<u>SCK0</u> output mode	200		ns
SI0 input hold time (for <u>SCK0</u> ↑)	t <sub>SKI</sub>	SI0	<u>SCK0</u> input mode	t <sub>sys</sub> + 200		ns
			<u>SCK0</u> output mode	100		ns
<u>SCK0</u> ↓ → SO0 delay time	t <sub>KSO</sub>	SO0	<u>SCK0</u> input mode		t <sub>sys</sub> + 200	ns
			<u>SCK0</u> output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t<sub>sys</sub> [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.


**Fig. 4. Serial transfer CH0 timing**

**Serial Transfer (CH1)**

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
SCK1 cycle time	t <sub>KCY</sub>	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t <sub>KL</sub> t <sub>KH</sub>	SCK1	input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (for SCK1 ↑)	t <sub>SIK</sub>	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t <sub>KSI</sub>	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

**Note)** The load condition for the SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


**Fig. 5. Serial transfer CH1 timing**

## (3) A/D converter characteristics

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = AVss = 0V)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						$\pm 3$	LSB
Zero transition voltage	V <sub>ZT</sub> *1		Ta = 25°C V <sub>DD</sub> = AV <sub>REF</sub> = 5.0V V <sub>SS</sub> = AV <sub>SS</sub> = 0V	-10	10	70	mV
Full-scale transition voltage	V <sub>FT</sub> *2			4910	4970	5030	mV
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub> *3			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub> *3			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN7		0		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operation mode		0.6	1.0	mA
	I <sub>REFS</sub>		SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definition of A/D converter terms



\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00H to 01H and vice versa.

\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FEH to FFH and vice versa.



\*3 f<sub>ADC</sub> indicates the below values due to the Bit 6 (CKS) of A/D control register (address: 00F9H) and the Bit 7 (PCK1) and Bit 6 (PCK0) of clock control register (address: 00FFH).

CKS PCK1, PCK0	0 (φ/2 selection)	1 (φ selection)
00 (φ = f <sub>EX</sub> /2)	f <sub>ADC</sub> = f <sub>c</sub> /2	f <sub>ADC</sub> = f <sub>c</sub>
01 (φ = f <sub>EX</sub> /4)	f <sub>ADC</sub> = f <sub>c</sub> /4	f <sub>ADC</sub> = f <sub>c</sub> /2
11 (φ = f <sub>EX</sub> /16)	f <sub>ADC</sub> = f <sub>c</sub> /16	f <sub>ADC</sub> = f <sub>c</sub> /8

**(4) Interruption, reset input**


(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Syymbol	Pin	Conditions	Min.	Max.	Unit
External interruption high and low level widths	$t_{IH}$ $t_{IL}$	INT0 INT1 INT2 NMI/INT3		1		μs
Reset input low level width	$t_{RSL}$	$\overline{RST}$		32/fc		μs

**Fig. 7. Interruption input timing****Fig. 8.  $\overline{RST}$  input timing**

## Appendix

**Fig. 9. SPC700 series recommended oscillation circuit**





Manufacturer	Model	fc (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MG	8.00				
	CSA10.0MT	10.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
	CST10.00MTW*	10.00				
RIVER ELETEC CO., LTD.	HC-49/U03	4.19	15	15	2.2k	(i)
		8.00			470	
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	22	22	560	(i)
		8.00	18	18	0	
		10.00				

Those marked with an asterisk (\*) signify types with built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).

## Selection Guide


Option item	Mask product				Incorporated PROM product	
Product name	CXP83120A	CXP83124A	CXP83232A	CXP83240A	CXP832P40AQ-1-□□□	
Package	100-pin plastic QFP/LQFP				100-pin plastic QFP	100-pin plastic LQFP
ROM capacitance	20K bytes	24K bytes	32K bytes	40K bytes	PROM 40K bytes	
Reset pin pull-up resistor	Existential/Non-existent				Existential	Existential

**Characteristics Curves**

## Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



DETAIL A

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----