Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



M62500P/FP

SYNCHRONIZATION DEFLECTION SYSTEM CONTROL PWM IC

DESCRIPTION

The M62500 is a semiconductor integrated circuit designed and developed as a deflection control of the CRT display monitor.

The built-in trigger mode oscillator allows stable PWM control to be gained against a wide range of change of external signals.

The M62500 provides a low supply voltage output malfunction preventive circuit (UVLO) and software start function optimum to horizontal output correction of monitor, high voltage drive and high voltage regulator.


FEATURES

- PWM output in synchronization with external signals
- Wide range of PWM control frequency 15kHz to 150kHz
- The PWM output phase is adjustable against external signals
- Soft start
- Built-in low voltage output malfunction prevention circuit
 Start Vcc>9V
 Stop Vcc<6V

PIN CONFIGURATION (TOP VIEW) GND 1 24 Vcc 23 DRIVE OUTPUT VREF 2 22 Phase Adj Tin 3 21 Duty Adj Delay Adj 4 DOUBLE SPEED CAGC1 5 20 **SWITCH** DTC 6 19 Rago 18 CAGC2 IN1 (+) 7 17 IN2 (+) IN1 (-) 8 16 IN2 (-) FB1 9 COLLECTOR1 10 15 FB2 14 COLLECTOR2 OUT1 11 13 OUT2 P.GND 12 Outline 24P4D (P) 24P2V-À (FP)

APPLICATION

CRT display monitor





ABSOLUTE MAXIMUM RATINGS (Ta=25°C, unless otherwise noted)

Symbol	Parameter	Rat	Unit	
Vcc	Supply voltage 15			V
Vouт	Output voltage 15			V
lout	Output current	±1	mA	
Vd	Drive output voltage	1	V	
ld	Drive output current	2	mA	
Vісм	Common mode input voltage range of error amplifier	-0.3 to Vcc		v
V ID	Common mode differential input voltage of error amplifier	Vcc		v
Pd	Dawar dissination	P FP 1400 1000		mW
l Pa	Power dissipation			11100
	The small describes	Р	FP mW/°C	
Kө	Thermal derating	11.2 8		111WV/°C
Topr	Operating temperature	-20 to +75		°C
Tstg	Storage temperature	-40 to +125		°C

Note. For the polarity of current, the direction in which current flows to the IC is specified positive (+), while the direction in which current flows out from the IC is specified to be negative (-).

ELECTRICAL CHARACTERISTICS (Vcc=12V, fin=40kHz, Ta=25°C, unless otherwise noted)

Block	Symbol	Parameter	Parameter Leet conditions ————		Limits		
DIOCK		500 010 910 000 0000 9000			Тур.	Max.	Unit
	Vcc	Range of power supply voltage		Vcc off		14	V
g 8	Icc	Dissipation current	Without signal	20	40	70	mA
Supply voltage	Vcc ON	Activation start voltage		8	9	10	V
	Vcc OFF	Activation stop voltage		5.4	6.0	6.6	٧
	Vio	Input offset voltage				7	mV
	lıb	Input bias voltage		-100			nA
اما	lio	Input offset current		-100		100	nA
Error amp. section	VICM	Common mode input range		-0.3		Vcc-2	V
흥읡	AV	Open loop gain		70	110		dB
Sec E	SR	Through rate	4				V/µs
	Vor	Output voltage range 1)		0.3 VREF-1.5			V
	İsink	Output sink current		10			mA
	Isource	Output source current				-10	mA
≥ ž ė	VsatL	Output saturation voltage L	Io=100mA		0.7	1.4	٧
PWM output section	VsatH	Output saturation voltage H	Io=-100mA	9.5	10.5		V
	VREF	Reference voltage	IREF=-5mA	4.80	5.00	5.20	V
<u>a</u>	Reg-in	Input stability	Vcc=7 to 14V IREF=-5mA		1	10	mV
Std. voltage section	Reg-L	Load voltage	IREF=0 to -5mA		2	20	mV
Std. vol section	TCVREF	Temperature coefficient of reference voltage	Ta=-20 to +75°C		0.01		%/°C
ig g	IREF MAX	Maximum reference current			-40		mA
"	IS	Short-circuit current			-70		mA
	lin	Input current	VIN=5V	-	140	200	μΑ
ا چا	VIN L	"L" input voltage			_	0.6	V
Delay adj section	Vin H	"H" input voltage		2.0	_	-	٧
(g)	IDelay	Input current		-0.6	-0.1		μΑ
اھ ت	TD min	Minimum delay time	VDelay adj=0V	_	0.8	1	μs
1 1	T _D max	Maximum delay time	VDelay adj=3.0V	10	15	-	μs
<u>d</u>	IDTC	Input current		_	0.5	2.0	μA
ĕ _	Vth U	Upper limit voltage of saw tooth wave		0.65VREF	0.7VREF	0.75VREF	·v
Σĕ	Vth L	Lower limit voltage of saw tooth wave		0.28VREF	0.3VREF	0.32VREF	V
PWM comp section	TDuty	PWM output duty	VDTC=2.5V	45	50	55	%
	IDuty	Input current	VDuty adj=2.5V	-6.5	-1.3	_	μA
äğ	Duty min	Minimum duty		_	10	20	%
Duty adj section	Duty max	Maximum duty		80	95	_	%
Š D	Duty	Duty	VDuty adj=2.5V	45	50	55	%
_	IPhase	Input current	VPhase adj=2.5V	-3.5	-0.7	_	μА
a -	T ₂ min	Minimum leading time of drive output	111111111111111111111111111111111111111		0.7	1.6	μs
Phase adj section	T ₂ max	Minimum leading time of drive output		9	9.4		μs
문항	T ₂	Leading time of drive output	VPhase adi=1.0V	4.5	5.5	7.0	μs
. = 5		Output saturation voltage	Id=10mA	7.5	0.0	0.4	V
Drive output section	ILD	Output leak current	Vpo=12V			1	μA
E 0	Ifh	fh pin current	V _{fh} =5V		330	430	μА
th switch sectio	_V _{fb}	fh switching voltage	VIII—0V	0.4VREF	0.5VREF	0.6VREF	V V
± σ σ		not be reversed with input of 0		U.4 V KEF	U.SVREF	O.OVHEF	v

Note 1. Output must not be reversed with input of 0.

EXPLANATION OF TERMINALS

Pin No.	Symbol	Function and peripheral circuit of pins		
1	GND	GND		
2	VREF	5.0V reference voltage External load of about 5mA can be taken out.	Vcc 2	
3	Tin	Trigger input Read at the rising edge Tin	VREF S Q FF R M	
4	Delay Adj	Delay adjustment Delay of read trigger signal VDelay: 0 to 3.0V TDelay: 1µ to 10µsec	4 VREF	
(5) (18)	CAGC1 CAGC2	AGC capacitance Connects capacitance between each pin and GND and sets up AGC sensitivity	VREF 5 18	



4 / 11)

EXPLANATION OF TERMINALS (Cont.)

Pin No.	Symbol	Function and peripheral circuit of pins		
⑥	DTC	Dead time control (PWM comparator + pin)		
7 8 19	IN1 (+) IN1 (-) IN2 (-) IN2 (+)	Air amplifier input pin 17 8 16		
9 (19)	FB1 FB2	Air amplifier output (PWM comparator + input pin)		
(1) (1) (1) (1) (1)	COLLECTOR1 OUT1 P.GND OUT2 COLLECTOR2	PWM output section		
(19)	Rago	AGC current setup Connects resistance between pin (19) and GND and sets up AGC current on the OUT2 side.		




EXPLANATION OF TERMINALS (Cont.)

Pin No.	Symbol	Function and peripheral circuit of pins		
29	fh/2fh	Double speed switch Switches frequency of OUT2 and drive output to the double frequency. OPEN, GND→ fh VREF → 2fh	VREF (20)	
Ø	Duty Adj	Duty adjustment of drive output	VREF (21)	
229	Phase Adj	Phase adjustment of drive output against OUT2 (T2) DRIVE OUT OUT2 T2	VREF 222	
23	DRIVE OUTPUT	Open collector output	VREF 23	
24	Vcc	Supply terminal		



APPLICATION EXAMPLE




C1, C10	: Is required for stabilization of Vcc and VREF.	R2, R3, R10, R11	: A gain setup constant of error Amp. To
	Is normally set to tens of µF to hundreds of	R4, R5, R8, R9	assure the stability of feedback, R4 and R8
	μF.	C3, C4, C5, C6	shall be set to several $k\Omega$ to tens of $k\Omega$ to set
VR 1, 2, 3, 4	: Is determined taking into account the load		the gain to approx. 20dB to 40dB with f=1
	capability of VREF. (External load capability		kHz. If the gain is too low, jitter may take
	of approx. 5mA) Shall be normally set to		place. It is therefore recommended to set C3
	approx. 10kΩ.		and C5 to tens of pF to hundreds of pF, C4
C2, C8, C9	: Is added to high impedance pin of voltage		and C6 to thousands of pF to tens of
	control for improvement in noise margin.		thousands of pF, and R5 and R9 to tens of
	Depends on the device installation		$k\Omega$ to hundreds of $k\Omega$.
	environment. Shall be normally set to approx.	Ragc	: Resistance for setting AGC on the OUT2
	0.1μF.		side. Is set with Ragc= $27k\Omega$.
C4, D1	: Is added for the execution of software start.	C7	: If f to be input into Tin suddenly changes,
	Set a time constant, taking into account the		addition of C7 shortens non-control time of
	set value of VR2.		Dout (output of "H"). As a capacitance value,
R1	: Is added to reduce interference by Tin and		it is recommended to adopt 2.2µF. In the
	outputs. With VIN=approx. 2.5V to 5V, the		case of adding C7, however,
	resistance value of approx. $22k\Omega$ is		Cagc2≥0.68µF is recommended.
	recommended.	R6, R7	: Current limit resistance of OUT1/2. Is
Cagc 1, 2	: Capacitance necessary for stabilization of		normally set to several Ω . Insertion of direct
	AGC. As the capacitance is larger, the		limit resistance into OUT1/2 pin is also
	stability is larger, but the characteristic of		effective.
	answering becomes worse. The capacitance	R12	: Pull-up resistance of DOUT output. DOUT is
	value of 1µF is recommended.		an open collector output and requires R12. Is
			normally set to several $k\Omega$.


* Note: To reduce interference in the signal system, pins \bigcirc GND and \bigcirc P.GND shall be grounded at a point in the power supply block.

SETUP OF VOLTAGE CONTROL BLOCK


TD vs. VDELAY Adj CHARACTERISTICS (f=40kHz)




Applying a voltage to the DELAY Adj pin can control the delay time of OUT1 to $\ensuremath{\mathsf{TIN}}$.



PWM OUTPUT MINIMUM DUTY vs. VDTC CHARACTERISTICS (f=40kHz)




Applying a voltage to the DTC pin can control the dead time of PWM output.




PWM output minimum duty


TDUTY=
$$\frac{TH}{T}$$
 X100 (%)


T2 vs. VPhase CHARACTERISTICS (f=40kHz)




Applying a voltage to the Phase Adj pin can control a leading time of drive output to OUT2.








Applying a voltage to the DUTY Adj pin can control drive output duty.




Drive output duty

TDUTY=
$$\frac{T_H}{T}$$
 X100 (%)


TIME CHART




PIN WAVE



PIN WAVE (Cont.)



PWM OUT NON-CONTROL STATUS



Without trigger at pin 3 (in case of GND)

OUT1, 2 _____ Low (GND)